參數資料
型號: TS80L188EB8
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
中文描述: 16-BIT, 8 MHz, MICROPROCESSOR, PQFP80
封裝: EIAJ, QFP-80
文件頁數: 59/59頁
文件大?。?/td> 779K
代理商: TS80L188EB8
80C186EB/80C188EB, 80L186EB/80L188EB
ERRATA
An 80C186EB/80L186EB with a STEPID value of
0001H has the following known errata. A device with
a STEPID of 0001H can be visually identified by the
presence
of an
‘‘A’’
alpha character next to the
FPO number. The FPO number location is shown in
Figures 4, 5 and 6.
1. A19/ONCE is not latched by the rising edge of
RESIN. A19/ONCE must remain active (LOW) at
all times to remain in the ONCE Mode. Removing
A19/ONCE after RESIN is high will return all out-
put
pins
to
a
driving
80C186EB will remain in a reset state.
state,
however,
the
2. During interrupt acknowledge (INTA) bus cycles,
the bus controller will ignore the state of the
READY pin if the previous bus cycle ignored the
state of the READY pin. This errata can only oc-
cur if the Chip-Select Unit is being used. All active
chip-selects must be programmed to use READY
(RDY bit must be programmed to a 1) if wait-
states are required for INTA bus cycles.
3. CLKOUT will transition off the
rising
edge of
CLKIN rather than the falling edge of CLKIN. This
does not affect any bus timings other than T
CD
.
4. RESIN has a hysterisis of only 130 mV. It is rec-
ommended that RESIN be driven by a Schmitt
triggered device to avoid processor lockup during
reset using an RC circuit.
5. SINT1 will only go active for one clock period
when a receive or transmit interrupt is pending
(i.e., it does not remain active until the S1STS
register is read). If SINT1 is to be connected to
any of the processor interrupt lines (INT0–INT4),
then it must be latched by user logic.
An 80C186EB/80L186EB with a STEPID value of
0001H or 0002H has the following known errata. A
device with a STEPID of 0002H can be visually iden-
tified by noting the presence of a ‘‘B’’, ‘‘C’’, ‘‘D’’, or
‘‘E’’ alpha character next to the FPO number. The
FPO number location is shown in Figures 4, 5 and 6.
1. An internal condition with the interrupt controller
can cause no acknowledge cycle on the INTA1
line in response to INT1. This errata only occurs
when Interrupt 1 is configured in cascade mode
and a higher priority interrupt exists. This errata
will not occur consistantly, it is dependent on in-
terrupt timing.
REVISION HISTORY
This data sheet replaces the following data sheets:
270803-004 80C186EB
270885-003 80C188EB
270921-003 80L186EB
270920-003 80L188EB
272311-001 SB80C188EB/SB80L188EB
272312-001 SB80C186EB/SB80L186EB
59
59
相關PDF資料
PDF描述
TS80C186EB20 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
TS80C186EB25 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
TS80C188EB13 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
TS80C188EB20 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
TS80C188EB25 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
相關代理商/技術參數
參數描述
TS80L188EC13 功能描述:IC MPU 16-BIT 3V 13MHZ 100-MQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE(27x27) 包裝:托盤
TS-80S 制造商:Ultimate Support Systems 功能描述:Silver Original Speaker Stand 制造商:ULTIMATE SUPPORT 功能描述:ORIGINAL SPEAKER STAND SILVER
TS81 功能描述:T-STRUT 1" X 8.12" ALUMINUM RoHS:是 類別:盒,外殼,支架 >> 卡架 - 配件 系列:VectorPak™ 標準包裝:1 系列:VectorPak™ 附件類型:EFP 模塊 適用于相關產品:PCB
TS810 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:Microprocessor Reset Circuit
TS81000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Efficiency Receiver Controller for Wireless Power Systems