- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383966 > TS80C51RD2-MIE (International Rectifier) High Performance 8-bit Microcontroller PDF資料下載
參數(shù)資料
| 型號： | TS80C51RD2-MIE |
| 廠商： | International Rectifier |
| 英文描述： | High Performance 8-bit Microcontroller |
| 中文描述： | 高性能8位微控制器 |
| 文件頁數(shù)： | 12/85頁 |
| 文件大?。?/td> | 762K |
| 代理商： | TS80C51RD2-MIE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
12
4188E–8051–08/06
AT/TS8xC51Rx2
5.2
TS80C51Rx2 Enhanced Features
In comparison to the original 80C52, the TS8xC51Rx2 implements some new features, which
are
:
The X2 option.
The Dual Data Pointer.
The extended RAM.
The Programmable Counter Array (PCA).
The Watchdog.
The 4 level interrupt priority system.
The power-off flag.
The ONCE mode.
The ALE disabling.
Some enhanced features are also located in the UART and the timer 2.
5.3
X2 Feature
The TS80C51Rx2 core needs only 6 clock periods per machine cycle. This feature called ”X2”
provides the following advantages:
Divides frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
Saves power consumption while keeping same CPU power (oscillator power saving).
Saves power consumption by dividing dynamically operating frequency by 2 in operating and
idle modes.
Increases CPU power by 2 while keeping same crystal frequency.
In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 sig-
nal and the main clock input of the core (phase generator). This divider may be disabled by
software.
5.3.1
Description
The clock for the whole circuit and peripheral is first divided by two before being used by the
CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2
mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to
60%.
Figure 5-1
shows the clock generation block diagram. X2 bit is validated on XTAL1
÷
2 ris-
ing edge to avoid glitches when switching from X2 to STD mode.
Figure 5-2
shows the mode
switching waveforms.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS80C51RD2-VCA | High Performance 8-bit Microcontroller |
| TS80C51RD2-VCB | High Performance 8-bit Microcontroller |
| TS80C51RD2-VCE | High Performance 8-bit Microcontroller |
| TS80C51RD2-VIA | High Performance 8-bit Microcontroller |
| TS80C51RD2-VIB | High Performance 8-bit Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS80C51RD2-MIEB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TS80C51RD2-MIED | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TS80C51RD2-MIER | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TS80C51RD2-MIL | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High Performance 8-bit Microcontroller |
| TS80C51RD2-MILB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。