- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17138 > TRK-MPC5604P (Freescale Semiconductor)5604P TTK BD PDF資料下載
參數(shù)資料
| 型號： | TRK-MPC5604P |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 68/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | 5604P TTK BD |
| 設計資源： | TRK-MPC5604P Component List TRK-MPC5604P Schematic |
| 標準包裝： | 1 |
| 系列： | MPC56xx |
| 類型： | MCU |
| 適用于相關產(chǎn)品： | MPC5604P |
| 所含物品： | 板，線纜，CD，DVD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
MPC5604P Microcontroller Data Sheet, Rev. 8
Freescale
66
CJITTER T CLKOUT period
jitter6,7,8,9
Short-term jitter10
fSYS maximum
44
% fCLKOUT
Long-term jitter (avg.
over 2 ms interval)
fPLLIN = 16 MHz
(resonator)
, fPLLCLK at
64 MHz, 4,000 cycles
—10
ns
tlpll
D PLL lock time 11, 12
—
200
s
tdc
D Duty cycle of reference
—40
60
%
fLCK
D Frequency LOCK range
—
66
% fSYS
fUL
D Frequency un-LOCK range
—
-18
18
% fSYS
fCS
fDS
D Modulation depth
Center spread
±0.25
±4.013
% fSYS
Down spread
0.5
8.0
fMOD
D Modulation frequency14
—
70
kHz
1 VDD_LV_CORx = 1.2 V ±10%; VSS = 0 V; TA = –40 to 125 °C, unless otherwise specified
2 Considering operation with PLL not bypassed
3 “Loss of Reference Frequency” window is the reference frequency range outside of which the PLL is in self-clocked
mode.
4 Self-clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside
the fLOR window.
5 fVCO self clock range is 20–150 MHz. fSCM represents fSYS after PLL output divider (ERFD) of 2 through 16 in
enhanced mode.
6 This value is determined by the crystal manufacturer and board design.
7 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum
fSYS. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock
signal. Noise injected into the PLL circuitry via VDDPLL and VSSPLL and variation in crystal oscillator frequency
increase the CJITTER percentage for a given interval.
8 Proper PC board layout procedures must be followed to achieve specifications.
9 Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of CJITTER and
either fCS or fDS (depending on whether center spread or down spread modulation is enabled).
10 Short term jitter is measured on the clock rising edge at cycle n and cycle n+4.
11 This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for
this PLL, load capacitors should not exceed these limits.
12 This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits
in the synthesizer control register (SYNCR).
13 This value is true when operating at frequencies above 60 MHz, otherwise fCS is 2% (above 64 MHz).
14 Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.
Table 29. FMPLL electrical characteristics (continued)
Symbol C
Parameter
Conditions1
Value
Unit
Min
Max
相關PDF資料 |
PDF描述 |
|---|---|
| EEC19DRTF-S13 | CONN EDGECARD 38POS .100 EXTEND |
| TWR-S08LH64-KIT | KIT TOWER SYSTEM S08LH64 |
| HL023R9BTTR | INDUCTOR 3.9NH 314MA 0402 |
| TWR-S12GN32-KIT | KIT TOWER BOARD FOR MC9S12GN32 |
| ECC10DRTF-S13 | CONN EDGECARD 20POS .100 EXTEND |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TRK-MPC5606B | 制造商:Freescale Semiconductor 功能描述:MPC5606B 144PIN REV 2.1 - Boxed Product (Development Kits) 制造商:Freescale Semiconductor 功能描述:STARTERTRAK DEV BOARD MPC5606B 制造商:Freescale Semiconductor 功能描述:MPC560 QORIVVA STARTER TRAK 制造商:Freescale Semiconductor 功能描述:PRIMARY PLATFORM ((NW)) 制造商:Freescale Semiconductor 功能描述:MPC560, QORIVVA, STARTER TRAK, DEV KIT 制造商:Freescale Semiconductor 功能描述:MPC5606B 144pin 制造商:Freescale Semiconductor 功能描述:EVAL KIT, MPC560B STARTERTRAK AUTO BODY ELECT; Silicon Manufacturer:Freescale; Core Architecture:Power Architecture; Core Sub-Architecture:Power Architecture; Silicon Core Number:MPC5xxx; Silicon Family Name:Qorivva |
| TRK-MPC5606B | 制造商:Freescale Semiconductor 功能描述:PRIMARY PLATFORM ((NW)) |
| TRK-MPC5634M | 功能描述:開發(fā)板和工具包 - 其他處理器 TRAK 5634M 144pn R2.1 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| TRK-USB-MPC5602P | 功能描述:開發(fā)板和工具包 - 其他處理器 STRAKMiniUSB RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| TRK-USB-MPC5604B | 功能描述:開發(fā)板和工具包 - 其他處理器 MiniUSB MPC5604B RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復。