參數(shù)資料
型號： TPS65920BZCH
廠商： TEXAS INSTRUMENTS INC
元件分類： 消費家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PBGA139
封裝： 10 X 10 MM, 0.65 MM PITCH, GREEN, PLASTIC, NFBGA-139
文件頁數(shù)： 4/115頁
文件大?。?/td> 1232K
代理商： TPS65920BZCH
SWCS037G
– MAY 2008 – REVISED APRIL 2011
The timing requirements listed in Table 12-7 are valid on the following conditions of input slew and output
load:
Rise and fall time range of inputs (SYNC, DIN) is tR/tF = 1.0 ns/6.5 ns
Capacitance load range of outputs (CLK, SYNC, DOUT) is CLoad = 1 pF/30 pF
Table 12-7. TDM Interface Master Mode
—Timing Requirements
Notation
Parameter
Min
Max
Unit
T3
tsu(DIN-CLKH)
Setup time, TDM.DIN valid to TDM.CLK
25
ns
high
T4
th(DIN-CLKH)
Hold time, TDM.DIN valid from TDM.CLK
0
ns
high
Table 12-8 lists the switching characteristics of the TDM interface master mode.
Table 12-8. TDM Interface Master Mode
—Switching Characteristics
Notation
Parameter
Min
Max
Unit
T0
tc(CLK)
Cycle time, TDM.CLK (1)
1/64 * Fs
ns
T1
tw(CLK)
Pulse duration, TDM.CLK high or low(2)
0.45*P
0.55*P
ns
Delay time, TDM.CLK rising edge to TDM.SYNC
–10
10
ns
T2
td(CLKL-SYNC)
transition
Delay time, TDM.CLK rising edge to TDM.DOUT
–10
12
ns
T5
td(CLKL-DOUT)
transition
(1)
Fs = 8 to 48 kHz; 96 kHz for RX path only
(2)
P = TDM.CLK period
12.5 JTAG Interfaces
The TPS65920/TPS65930 device JTAG TAP controller handles standard IEEE JTAG interfaces. This
section describes the timing requirements for the tools used to test TPS65920/TPS65930 device power
management.
The JTAG/TAP module provides a JTAG interface according to IEEE Std1149.1a. This interface uses the
four I/O pins TMS, TCK, TDI, and TDO. The TMS, TCK, and TDI inputs contain a pullup device, which
makes their state high when they are not driven. The output TDO is a 3-state output, which is high
impedance except when data are shifted between TDI and TDO.
TCK is the test clock signal.
TMS is the test mode select signal.
TDI is the scan path input.
TDO is the scan path output.
TMS and TDO are multiplexed at the top level with the GPIO0 and GPIO1 pins. The dedicated external
TEST pin switches from functional mode (GPIO0/GPIO1) to JTAG mode (TMS/TDO). The JTAG
operations are controlled by a state-machine that follows the IEEE Std1149.1a state diagram. This
state-machine is reset by the TPS65920/TPS65930 internal power-on reset (POR). A test mode is
selected by writing a 6-bit word (instruction) into the instruction register and then accessing the related
data register.
Table 12-9 and Table 12-10 assume testing over the recommended operating conditions (see
Copyright
2008–2011, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics
101
focus.ti.com: TPS65930/TPS65920
相關(guān)PDF資料
PDF描述
TPS65930A2ZCHR SPECIALTY CONSUMER CIRCUIT, PBGA139
TPS65930A2ZCH SPECIALTY CONSUMER CIRCUIT, PBGA139
TPS65930BZCHR SPECIALTY CONSUMER CIRCUIT, PBGA139
TPS65930BZCH SPECIALTY CONSUMER CIRCUIT, PBGA139
TPS65950ZXNR SPECIALTY CONSUMER CIRCUIT, PBGA209
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS65920BZCH 制造商:Texas Instruments 功能描述:Power Supply IC
TPS65920BZCHR 功能描述:開關(guān)變換器、穩(wěn)壓器與控制器 Int Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 輸出電壓:1.2 V to 10 V 輸出電流:300 mA 輸出功率: 輸入電壓:3 V to 17 V 開關(guān)頻率:1 MHz 工作溫度范圍: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WSON-8 封裝:Reel
TPS65921B1ZQZ 功能描述:PMIC 解決方案 Integrated Power Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS65921B1ZQZR 功能描述:PMIC 解決方案 Integrated Power Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS65921BZQZ 功能描述:PMIC 解決方案 Int Power Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*