![](http://datasheet.mmic.net.cn/150000/TPS65040ZQER_datasheet_5022359/TPS65040ZQER_19.png)
www.ti.com
ELECTRICAL CHARACTERISTICS
SLVS708B – NOVEMBER 2006 – REVISED APRIL 2007
Over recommended input conditions, T
A = –30°C to 85°C, typical values are VBAT = 3.8 V, VIO1V8 = 1.85 V at TA = 25°C
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CLOCK DISTRIBUTION
Input voltage(1)
0.75
1
VPP
fOUT
Output frequency(2)
26
MHz
VO1(CLKD)
SYSCLK_IN pin to SIN_SYSCLK1 pin
–3.5
–3
–2.5
dB
VO2(CLKD)
Output gain level(2)
SYSCLK_IN pin to SIN_SYSCLK2 pin
–1.5
–1
–0.5
dB
VO3(CLKD)
SYSCLK_IN pin to SIN_SYSCLK3 pin
–1.5
–1
–0.5
dB
ISD(CLKD)
Shutdown current
VBN3 pin at TA = 25°C
1
A
VBN3 pin, SIN_SYSCLK1 pin with CL1 = 15 pF,
2.3
4
mA
RL1 = 3 k at TA = 25°C
VBN3 pin, SIN_SYSCLK1 pin with CL1 = 15 pF,
RL1 = 3 k and SIN_SYSCLK2 pin with CL2 = 10 pF,
4.4
6.5
mA
IQ(CLKD)
Quiescent current
RL2 = 10 k at TA = 25°C
VBN3 pin, SIN_SYSCLK1 pin with CL1 = 15 pF,
RL1 =3 k and SIN_SYSCLK3 pin with CL3 = 10 pF,
4.4
6.5
mA
RL3 = 10 k at TA = 25°C
SIN_SYSCLK1 pin with CL1 = 15 pF, RL1 = 3 k
40%
60%
Duty cycle
SIN_SYSCLK2 pin with CL2 = 10 pF, RL2 = 10 k
40%
60%
SIN_SYSCLK3 pin with CL3 = 10 pF, RL3 = 10 k
1 kHz offset with CL1 = 15 pF, RL1 = 3 k
134
dBc/Hz
Phase noise(1)(3)
12.5 kHz offset with CL1 = 15 pF, RL1 = 3 k
146
dBc/Hz
SIN_SYSCLK1 pin
100 kHz offset with CL1 = 15 pF, RL1 = 3 k
147
dBc/Hz
1 kHz offset with CL2 = 10 pF, RL2 = 10 k
135
dBc/Hz
Phase noise(1)(3)
12.5 kHz offset with CL2 = 10 pF, RL2 = 10 k
147
dBc/Hz
SIN_SYSCLK2 pin
100 kHz offset with CL2 = 10 pF, RL2 = 10 k
149
dBc/Hz
1 kHz offset with CL3 = 10 pF, RL3 = 10 k
135
dBc/Hz
Phase noise(1)(3)
12.5 kHz offset with CL3 = 10 pF, RL3 = 10 k
147
dBc/Hz
SIN_SYSCLK3 pin
100 kHz offset with CL3 = 10 pF, RL3 = 10 k
149
dBc/Hz
SIN_SYSCLK2 pin with CL2 = 10 pF, RL2 = 10 k,
SIN_SYSCLK2 pin > 90% of final voltage
SYSCLK_EN pin = VVIO and
tST2(CLKD)
r[PSCNTSYSCLK_GSM](5) = 1 and SYSCLK_EN2 pin =
10
s
0V to VVIO, or
SYSCLK_EN pin = VVIO, SYSCLK_EN2 pin = VVIO and
r[PSCNTSYSCLK_GSM] = 0 to 1 (2)
Startup time(4)
SIN_SYSCLK3 pin with CL3 = 10 pF, RL3 = 10 k,
SIN_SYSCLK3 pin > 90% of final voltage
SYSCLK_EN pin = VVIO and
tST3(CLKD)
r[PSCNTSYSCLK_UMTS](6) = 1 and WRFON pin = 0V to
10
s
VVIO, or
SYSCLK_EN pin = VVIO, WRFON pin = VVIO and
r[PSCNTSYSCLK_UMTS] = 0 to 1(2)
3
4
pF
RIN
Input impedance(2)
SYSCLK_IN pin
14
18
22
k
CL1
SIN_SYSCKL1 pin
15
pF
CL2
Capacitive load
SIN_SYSCKL2 pin
10
pF
CL3
SIN_SYSCKL3 pin
10
pF
(1)
Not production tested. Specified by using the reference EVM. Using the external VCTCXO: TCO-5870 [TOYOCOM]
(2)
Not production tested. Specified by using the reference EVM.
(3)
Buck boost DC/DC converter is OFF
(4)
SIN_SYSCLK1 pin startup time depends on the VTCXO LDO startup time.
(5)
r[PSCNTSYSCLK_GSM] is a name of register command by serial interface.
(6)
r[PSCNTSYSCLK_UMTS] is the name of a register command by serial interface.
19