![](http://datasheet.mmic.net.cn/370000/TPS3825-25DBVR_datasheet_16739755/TPS3825-25DBVR_6.png)
SLVS165E
–
APRIL 1998
–
REVISED DECEMBER 2002
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted) (continued)
PARAMETER
TEST CONDITIONS
WDI = VDD,
time average (dc = 88%)
MIN
TYP
MAX
UNIT
IIH(AV)
Average high-level input current
WDI
120
IIL(AV)
Average low-level input current
WDI = 0.3 V, VDD = 5.5 V
time average (dc = 12%)
–
15
WDI
WDI = VDD
MR = VDD
×
0.7,
VDD = 5.5 V
WDI = 0.3 V, VDD = 5.5 V
MR = 0.3 V, VDD = 5.5 V
140
190
μ
A
IIH
High-level input current
MR
–
40
–
60
IIL
Low-level input current
le el inp t c rrent
WDI
140
190
MR
–
110
–
160
TPS382x-25
IOS
Output short-circuit current
Out ut short circuit current
(see Note 4)
RESET
TPS382x-30
VDD = VIT, max + 0.2 V,
VO = 0 V
–
400
TPS382x-33
μ
A
TPS382x-50
–
800
IDD
Supply current
WDI and MR unconnected,
Outputs unconnected
15
25
μ
A
Internal pullup resistor at MR
52
k
pF
Ci
Input capacitance at MR, WDI
NOTE 4: The RESET short-circuit current is the maximum pullup current when RESET is driven low by a
μ
P bidirectional reset pin.
VI = 0 V to 5.5 V
5
timing requirements at R
L
= 1 M
, C
L
= 50 pF, T
A
= 25
°
C
PARAMETER
TEST CONDITIONS
VDD = VIT- - 0.2 V
VIL = 0.3 x VDD,
VIL = 0.3 x VDD,
MIN
MAX
UNIT
μ
s
μ
s
ns
at VDD
at MR
at WDI
VDD = VIT
–
+ 0.2 V,
VDD
≥
VIT
–
+ 0.2 V,
VDD
≥
VIT
–
+ 0.2 V,
6
tw
Pulse width
VIH = 0.7 x VDD
VIH = 0.7 x VDD
1
100
switching characteristics at R
L
= 1 M
, C
L
= 50 pF, T
A
= 25
°
C
PARAMETER
TEST CONDITIONS
MIN
112
TYP
200
MAX
310
UNIT
ms
ttout
Watchdog time out
TPS3820
VDD
≥
VIT
–
+ 0.2 V,
See Timing Diagram
TPS3823/4/8
0.9
1.6
2.5
s
td
Dela time
Delay time
TPS3820
VDD
≥
VIT
–
+0.2 V,
See timing diagram
15
25
37
ms
TPS3823/4/5/8
120
200
300
tPHL
Propagation (delay) time,
high to low level output
high-to-low-level output
MR to RESET delay
(TPS3820/3/5/8)
VDD
≥
VIT
–
+0.2 V,
VIL=0.3 x VDD,
VIH=0.7 x VDD
VIL = VIT- - 0.2 V,
VIH = VIT- + 0.2 V
VDD
≥
VIT
–
+0.2 V,
VIL=0.3 x VDD,
VIH=0.7 x VDD
VIL = VIT- - 0.2 V,
VIH = VIT- + 0.2 V
0.1
μ
s
VDD to RESET delay
25
tPLH
Propagation (delay) time,
low to high level output
low-to-high-level output
MR to RESET delay (TPS3824/5)
0.1
μ
s
VDD to RESET delay (TPS3824/5)
25