- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384026 > TPA28F800BV-T80 (Intel Corp.) RP40 (G) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; 2:1 Wide Input Voltage Range; 40 Watts Output Power; 1.6kVDC Isolation; UL Certified; Fixed Operating Frequency; Six-Sided Continuous Shield; Design Meet Safety Standard; Standard 50.8 x50.8x10.2mm Package; Efficiency to 90% PDF資料下載
參數(shù)資料
| 型號(hào)： | TPA28F800BV-T80 |
| 廠商： | Intel Corp. |
| 元件分類： | DC/DC變換器 |
| 英文描述： | RP40 (G) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; 2:1 Wide Input Voltage Range; 40 Watts Output Power; 1.6kVDC Isolation; UL Certified; Fixed Operating Frequency; Six-Sided Continuous Shield; Design Meet Safety Standard; Standard 50.8 x50.8x10.2mm Package; Efficiency to 90% |
| 中文描述： | 2兆位SmartVoltage啟動(dòng)塊閃存系列 |
| 文件頁數(shù)： | 11/55頁 |
| 文件大小： | 638K |
| 代理商： | TPA28F800BV-T80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
E
1.5
2-MBIT SmartVoltage BOOT BLOCK FAMILY
11
SEE NEW DESIGN RECOMMENDATIONS
Pin Descriptions
Table 2. 28F200/002 Pin Descriptions
Symbol
Type
Name and Function
A
0
–A
17
INPUT
ADDRESS INPUTS
for memory addresses. Addresses are internally latched
during a write cycle.
The 28F200 only has A
0
– A
16
pins, while
the 28F002B has A
0
– A
17
.
ADDRESS INPUT:
When A
9
is at V
HH
the signature mode is accessed. During
this mode, A
0
decodes between the manufacturer and device IDs. When BYTE#
is at a logic low, only the lower byte of the signatures are read. DQ
15
/A
–1
is a
don’t care in the signature mode when BYTE# is low.
A
9
INPUT
DQ
0
–DQ
7
INPUT/
OUTPUT
DATA INPUTS/OUTPUTS:
Inputs array data on the second CE# and WE# cycle
during a Program command. Inputs commands to the Command User Interface
when CE# and WE# are active. Data is internally latched during the write cycle.
Outputs array, Intelligent Identifier and status register data. The data pins float to
tri-state when the chip is de-selected or the outputs are disabled.
DQ
8
–DQ
15
INPUT/
OUTPUT
DATA INPUTS/OUTPUTS:
Inputs array data on the second CE# and WE# cycle
during a Program command. Data is internally latched during the write cycle.
Outputs array data. The data pins float to tri-state when the chip is de-selected or
the outputs are disabled as in the byte-wide mode (BYTE# = “0”). In the byte-wide
mode DQ
15
/A
–1
becomes the lowest order address for data output on DQ
0
–DQ
7
.
The 28F002B does not include these DQ
8
–DQ
15
pins.
CE#
INPUT
CHIP ENABLE:
Activates the device’s control logic, input buffers, decoders and
sense amplifiers. CE# is active low. CE# high de-selects the memory device and
reduces power consumption to standby levels. If CE# and RP# are high, but not
at a CMOS high level, the standby current will increase due to current flow
through the CE# and RP# input stages.
OE#
INPUT
OUTPUT ENABLE:
Enables the device’s outputs through the data buffers during
a read cycle. OE# is active low.
WE#
INPUT
WRITE ENABLE:
Controls writes to the Command Register and array blocks.
WE# is active low. Addresses and data are latched on the rising edge of the WE#
pulse.
RP#
INPUT
RESET/DEEP POWER-DOWN:
Uses three voltage levels (V
IL
, V
IH
, and V
HH
) to
control two different functions: reset/deep power-down mode and boot block
unlocking. It is backwards-compatible with the BX/BL/BV products.
When RP# is at logic low, the device is in reset/deep power-down mode
,
which puts the outputs at High-Z, resets the Write State Machine, and draws
minimum current.
When RP# is at logic high, the device is in standard operation
. When RP#
transitions from logic-low to logic-high, the device defaults to the read array mode.
When RP# is at V
HH
, the boot block is unlocked
and can be programmed or
erased. This overrides any control from the WP# input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPA28F800CV-B60 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TPA28F800CV-B80 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TPA28F800CV-T60 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TPA28F800CV-T80 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TPA28F200CV-B80 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPA28F800CV-B60 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TPA28F800CV-B80 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TPA28F800CV-T60 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TPA28F800CV-T80 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TPA-3 | 功能描述:保險(xiǎn)絲 TELPOWER ALARM FUSE RoHS:否 制造商:Littelfuse 產(chǎn)品:Surface Mount Fuses 電流額定值:0.5 A 電壓額定值:600 V 保險(xiǎn)絲類型:Fast Acting 保險(xiǎn)絲大小/組:Nano 尺寸:12.1 mm L x 4.5 mm W 安裝風(fēng)格: 端接類型:SMD/SMT 系列:485 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。