- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384023 > TMX320C6205GHKA200 (Texas Instruments, Inc.) FIXED-POINT DIGITAL SIGNAL PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | TMX320C6205GHKA200 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| 中文描述： | 定點數(shù)字信號處理器 |
| 文件頁數(shù)： | 48/72頁 |
| 文件大小： | 1143K |
| 代理商： | TMX320C6205GHKA200 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
SPRS106G OCTOBER 1999 REVISED JULY 2006
48
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
RESET TIMING
timing requirements for reset (see Figure 28)
NO.
200
UNIT
MIN
10P
MAX
1
tw(RST)
Width of the RESET pulse (PLL stable)
Width of the RESET pulse (PLL needs to sync up)§
Setup time, ED boot configuration bits valid before RESET high
Hold time, ED boot configuration bits valid after RESET high
This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 when CLKIN and PLL
are stable.
P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.
§This parameter applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 only. The RESET signal is not connected internally to the Clock PLL circuit.
The PLL requires a minimum of 250
μ
s to stabilize following device power up or after PLL configuration has been changed. During that time,
RESET must be asserted to ensure proper device operation. See the
clock PLL
section for power up (specifically Figure 5, Note E) and for PLL
lock times (Table 4).
ED[31:0] are the boot configuration pins during device reset.
#A 250
μ
s setup time before the rising edge of RESET is required when using CLKMODE x4, x6, x7, x8, x9, x10, or x11.
ns
μ
s
ns
250
5P#
5P
10
tsu(ED)
th(ED)
11
ns
switching characteristics over recommended operating conditions during reset
||
(see Figure 28)
NO.
PARAMETER
200
UNIT
MIN
MAX
2
td(RSTL-CKO2IV)
td(RSTH-CKO2V)
td(RSTL-HIGHIV)
td(RSTH-HIGHV)
td(RSTL-LOWIV)
td(RSTH-LOWV)
td(RSTL-ZHZ)
td(RSTH-ZV)
Delay time, RESET low to CLKOUT2 invalid
P
ns
3
Delay time, RESET high to CLKOUT2 valid
4P
ns
4
Delay time, RESET low to high group invalid
P
ns
5
Delay time, RESET high to high group valid
4P
ns
6
Delay time, RESET low to low group invalid
P
ns
7
Delay time, RESET high to low group valid
4P
ns
8
Delay time, RESET low to Z group high impedance
P
ns
9
Delay time, RESET high to Z group valid
4P
ns
P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.
||High group consists of:
HOLDA
Low group consists of:
IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1, XSP_CLK, XSP_DO, and XSP_CS
Z group consists of:
EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE,
SDA10, CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, AD[31:0],
PCBE[3:0], PINTA, PREQ, PSERR, PPERR, PDEVSEL, PFRAME, PIRDY, PPAR, PSTOP, PTRDY, and PME
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMX320C6205ZHK200 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMX320C6205ZHKA200 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6205GHK200 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6205GHKA200 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6205ZHK200 | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMX320C6205GJC100 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMX320C6205GJL100 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMX320C6205GLS100 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMX320C6205GLW100 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMX320C6205ZHK200 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。