
v
14.3.3 Transfer modes................................................................................................................................... 165
15. Synchronous Serial Interface (SIO2)
15.1 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
15.2 Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178
15.3 Function. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180
15.3.1 Serial clock ......................................................................................................................................... 180
15.3.2 Transfer bit direction ........................................................................................................................... 182
15.3.3 Transfer modes................................................................................................................................... 183
16. Serial Bus Interface(I2C Bus) Ver.-D (SBI)
16.1 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195
16.2 Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195
16.3 Software Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195
16.4 The Data Format in the I2C Bus Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196
16.5 I2C Bus Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197
16.5.1 Acknowledgement mode specification................................................................................................ 199
16.5.1.1 Acknowledgment mode (ACK = “1”)
16.5.1.2 Non-acknowledgment mode (ACK = “0”)
16.5.2 Number of transfer bits ....................................................................................................................... 200
16.5.3 Serial clock ......................................................................................................................................... 200
16.5.4 Slave address and address recognition mode specification............................................................... 201
16.5.5 Master/slave selection ........................................................................................................................ 201
16.5.6 Transmitter/receiver selection............................................................................................................. 201
16.5.7 Start/stop condition generation ........................................................................................................... 202
16.5.8 Interrupt service request and cancel................................................................................................... 202
16.5.9 Setting of I2C bus mode ..................................................................................................................... 203
16.5.10 Arbitration lost detection monitor ...................................................................................................... 203
16.5.11 Slave address match detection monitor............................................................................................ 204
16.5.12 GENERAL CALL detection monitor .................................................................................................. 204
16.5.13 Last received bit monitor................................................................................................................... 204
16.6 Data Transfer of I2C Bus. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
16.6.1 Device initialization ............................................................................................................................. 205
16.6.2 Start condition and slave address generation..................................................................................... 205
16.6.3 1-word data transfer............................................................................................................................ 205
16.6.3.1 When the MST is “1” (Master mode)
16.6.3.2 When the MST is “0” (Slave mode)
16.6.4 Stop condition generation ................................................................................................................... 208
16.6.5 Restart ................................................................................................................................................ 209
17. 10-bit AD Converter (ADC)
17.1 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211