- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383959 > TMC22151AKHC (FAIRCHILD SEMICONDUCTOR CORP) Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit PDF資料下載
參數(shù)資料
| 型號(hào)： | TMC22151AKHC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| 中文描述： | COLOR SIGNAL DECODER, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁(yè)數(shù)： | 31/84頁(yè) |
| 文件大?。?/td> | 417K |
| 代理商： | TMC22151AKHC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)
PRODUCT SPECIFICATION
TMC22x5yA
REV. 1.0.0 2/4/03
31
Control Register De
fi
nitions
(continued)
Buffered register set 1 (29)
Active when BUFFER pin set HIGH.
7
6
5
4
3
2
1
0
UG1
7
UG1
6
UG1
5
UG1
4
UG1
3
UG1
2
UG1
1
UG1
0
Reg
29
Bit
7-0
Name
UG1
7-0
Description
U gain, 8 lsbs.
Bottom 8 bits of the U gain
lsb = 1/256
Buffered register set 1 (2A)
Active when BUFFER pin set HIGH.
7
6
5
4
3
2
1
0
VG1
7
VG1
6
VG1
5
VG1
4
VG1
3
VG1
2
VG1
1
VG1
0
Reg
2A
Bit
7-0
Name
VG1
7-0
Description
V gain, 8 lsbs.
Bottom 8 bits of the V gain
lsb = 1/256
Buffered register set 1 (2B)
Active when BUFFER pin set HIGH.
7
6
5
4
3
2
1
0
YG1
9
YG1
8
UG1
10
UG1
9
UG1
8
Reserved
VG1
9
VG1
8
Reg
2B
Bit
7-6
Name
YG1
9-8
Description
Y gain, 2 msbs.
Top 2 bits of the Y gain
msb = 2
U gain, 3 msbs.
Top 3 bits of the U gain.
msb = 4
reserved, set to zero
V gain, 2 msbs.
Top 2 bits of the V gain
msb = 2
2B
5-3
UG1
10-8
2B
2B
2
1-0
Reserved
VG1
9-8
Buffered register set 1 (2C)
Active when BUFFER pin set HIGH.
7
6
5
4
3
2
1
0
YOFF1
7
YOFF1
6
YOFF1
5
YOFF1
4
YOFF1
3
YOFF1
2
YOFF1
1
YOFF1
0
Reg
2C
Bit
7-0
Name
YOFF1
7-0
Description
Y offset, 8 lsbs.
Bottom 8 bits of luma or RGB offset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC22152AKHC | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22153AKHC | JT 32C 32#20 SKT PLUG |
| TMC3003R2C80 | Triple Video D/A Converter |
| TMC3003KRC30 | Triple Video D/A Converter |
| TMC3003KRC50 | Triple Video D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC22151KHC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMC22152AKHC | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22153 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22153AKHC | 功能描述:視頻 IC Dig Video Decoder Multistandard RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22191 | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Digital Video Encoders/Layering Engine |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。