- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383959 > TMC22053AKHC (FAIRCHILD SEMICONDUCTOR CORP) Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit PDF資料下載
參數(shù)資料
| 型號： | TMC22053AKHC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| 中文描述： | COLOR SIGNAL DECODER, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁數(shù)： | 55/84頁 |
| 文件大小： | 417K |
| 代理商： | TMC22053AKHC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
PRODUCT SPECIFICATION
TMC22x5yA
REV. 1.0.0 2/4/03
55
Output Processor
Figure 24. Output Processor Block Diagram
Clamp Circuit
A clamp pulse generated by the Burst Gate signal is used to
grab either a sample of the low-pass-filtered luma during the
video back porch, the signal on VIDEOB, or one of two
internally generated levels. The selection is made by the
CLMP[1:0] register bits.
Table 11. Blanking Level Selection
The blanking level is subtracted from the decoded luma.
If the sign is negative, the result is assumed to be mixed sync
and is passed through a delay and into the sync gain stage
within the output matrix. If the sign is positive, the result is
assumed to be pure luma (blanking to peak white) and is fed
to the pedestal removal circuit.
Pedestal Removal
The 8 bit programmable pedestal is subtracted from the pure
luma signal. The negative super black signals are clipped to
zero when register 0Ah bit 4 is set LOW, or the super black
signals are passed through the luma scalar when register 0Ah
bit 4 is HIGH.
Clamp Generator
The TMC22x5yA has the unique option to output a negative
going clamp pulse that is 0.5
μ
sec wide. This pulse can be
output on the AVOUT pin by placing a HIGH on register 24
bit 7. The pulse’s position relative to HSYNC can be varied
by register 25. This value is the number of PCK clock cycles
after an HSYNC that the pulse will be output to the pin. The
clamp pulse can be used to control where an analog clamp
circuit grabs the analog reference to establish the correct
voltage level into the A/D. Usually the clamp pulse is gener-
ated on the back porch or duing the sync tip of a video line.
Adaptive Notch Filter
The PAL line-locked comb decoder can never provide
perfect subcarrier cancellation due to the 25Hz offset in the
subcarrier frequency. This 25Hz offset causes residual and
phase modified subcarrier to be left on the luminance signal
which can produce a visible dot crawl on flat areas of color.
However, for all comb filter structures, the quality of the
comb depends on the quality of the sampling clock, as line to
line clock jitter will also cause small phase changes between
the inputs to the comb filter. It is therefore possible that
NTSC comb decoders may also require some coring of the
luma output. To meet the wide range of sample frequencies
that the decoder must deal with two separate coring filters
are selectable.
The luma signal from the pedestal stripper is compared
against the preceding pixel to detect the magnitude change
between pixels. This magnitude difference will be almost
zero for flat areas of picture, and large for high frequency
changes in the picture. The magnitude difference is com-
pared to one of four programmable thresholds. The program-
mable threshold is selected by the ANT
1-0
register bits as
shown in Table 12.
Table 12. Adaptive Notch Threshold Control
Mixed Sync
65-22x5y-65
SGx[9:0]
X
X
X
X
X
X
YGx[9:0]
YOFF[8:0]
Adaptive Luma
Notch Filter
ANT[1:0]
CLMP[1:0]
Clamp
Circuit
–
–
+
+
VCLPEN
PED[7:0]
Y Data
VIDEOB
LPF
U Data
V Data
256
240
YSEL ANEN
Fixed (B-Y)
Gain Stage
Fixed (R-Y)
Gain Stage
UGx[10:0]
VGx[10:0]
G/Y Data
B/Cb Data
R/Cr Data
Output
Formatter
CLMP[1:0]
00
01
10
11
Blanking Selection
Internal 240 level
Internal 256 level
External VIDEOB Input
Internal LPF Output
ANT
1-0
00
01
10
11
Magnitude difference
less than 16
less than 12
less than 8
less than 4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC22151AKHC | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22152AKHC | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22153AKHC | JT 32C 32#20 SKT PLUG |
| TMC3003R2C80 | Triple Video D/A Converter |
| TMC3003KRC30 | Triple Video D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC22053KHC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述: |
| TMC22071A | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Genlocking Video Digitizer |
| TMC22071AKHC | 功能描述:視頻 IC Video Digitizer Genlocking RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22071AKHC1 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Genlocking Video Digitizer |
| TMC22071AR1C | 功能描述:視頻 IC Video Digitizer Genlocking RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。