- 您現在的位置：買賣IC網 > PDF目錄199121 > TMC2111AN2C (FAIRCHILD SEMICONDUCTOR CORP) 8-BIT, DSP-PIPELINE REGISTER, PDIP24 PDF資料下載
參數資料
| 型號： | TMC2111AN2C |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | DSP Peripheral |
| 英文描述： | 8-BIT, DSP-PIPELINE REGISTER, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁數： | 6/12頁 |
| 文件大?。?/td> | 69K |
| 代理商： | TMC2111AN2C |
PRODUCT SPECIFICATION
TMC2011A/2111A
3
Pin Descriptions – TMC2011A
Pin Name
Pin Number
Pin Function Description
DIP
PLCC
Power
VDD
78
Supply Voltage. The TMC2011A and operates from a single +5V supply.
All power and ground lines must be connected.
GND
18
21,22
Ground. The TMC2011A operates from a single +5V supply. All power
and ground lines must be connected.
Data Inputs
DI7-0
12,11,10,
9,4,3,2,1
14,13,12,
10,5,4,3,2
Data Input. Eight inputs are provided for the data, which pass through the
shift register unchanged. The eight inputs on the TMC2011A are divided
into two groups of four bits to allow mixed delay operation. The lengths of
these two groups are different when the Mode Control (MC) is HIGH (see
Table 1). When MC is LOW both groups have equal delays.
Data Outputs
DO7-0
13,14,15,
16,21,22,
23,24
15,16,17,
18,26,27,
28,1
Data Output. The outputs of the shift register are delayed relative to the
input signals. The amount of the delay is programmable (see Table 1).
The outputs remain valid for a minimum of tHO nanoseconds after the
leading edge of CLK. This allow the data to be latched into circuits with
non-zero hold time requirements.
Controls
CLK
8
9
Master Clock. All inputs and outputs are synchronous and operate from a
single master clock. All operations occur on the rising edge of the master
clock.
L3-0
19,20,6,5
23,24,7,6
Length Select. The length select input is used to determine the register
delay of the TMC2011A. This input is registered and affects the output tDO
after the clock edge after it is input to the device (see Timing Diagram).
Delay lengths are specified in Table 1.
MC
17
20
Mode Control. The Mode Control is used to select the special 4-bit wide
split mode. When HIGH, the delay on DO7-4 is fixed at 18 stages, while
DO3-0 have the delay specified by the length select. When MC is LOW, all
eight bits have equal delays as specified by the length select.
相關PDF資料 |
PDF描述 |
|---|---|
| TMC2111AB2C1 | 8-BIT, DSP-PIPELINE REGISTER, CDIP24 |
| TMC2242AKTC | 12-BIT, DSP-DIGITAL FILTER, PQFP44 |
| TMC2242BR2C | 12-BIT, DSP-DIGITAL FILTER, PQCC44 |
| TMC2242BR2C2 | 12-BIT, DSP-DIGITAL FILTER, PQCC44 |
| TMC2242AKTC1 | 12-BIT, DSP-DIGITAL FILTER, PQFP44 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TMC2111AN2C1 | 功能描述:視頻 IC Shift Register Variable Length RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC2111AR3C | 功能描述:視頻 IC Shift Register Variable Length RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC2111AR3C1 | 功能描述:視頻 IC Shift Register Variable Length RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC211B2A | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| TMC211-EVALBOARD | 制造商:TRINAMIC 制造商全稱:TRINAMIC 功能描述:Microstep Controller/Driver for up to 0.8A with LIN Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。