- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384012 > TMC2011A (Fairchild Semiconductor Corporation) Variable-Length Shift Register PDF資料下載
參數(shù)資料
| 型號(hào)： | TMC2011A |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Variable-Length Shift Register |
| 中文描述： | 可變長(zhǎng)度移位寄存器 |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 69K |
| 代理商： | TMC2011A |
PRODUCT SPECIFICATION
TMC2011A/2111A
3
Pin Descriptions – TMC2011A
Pin Name
Power
V
DD
Pin Number
DIP
Pin Function Description
PLCC
7
8
Supply Voltage.
All power and ground lines must be connected.
Ground.
The TMC2011A operates from a single +5V supply. All power
and ground lines must be connected.
The TMC2011A and operates from a single +5V supply.
GND
18
21,22
Data Inputs
DI
7-0
12,11,10,
9,4,3,2,1
14,13,12,
10,5,4,3,2
Data Input.
shift register unchanged. The eight inputs on the TMC2011A are divided
into two groups of four bits to allow mixed delay operation. The lengths of
these two groups are different when the Mode Control (MC) is HIGH (see
Table 1). When MC is LOW both groups have equal delays.
Eight inputs are provided for the data, which pass through the
Data Outputs
DO
7-0
13,14,15,
16,21,22,
23,24
15,16,17,
18,26,27,
28,1
Data Output.
input signals. The amount of the delay is programmable (see Table 1).
The outputs remain valid for a minimum of t
leading edge of CLK. This allow the data to be latched into circuits with
non-zero hold time requirements.
The outputs of the shift register are delayed relative to the
HO
nanoseconds after the
Controls
CLK
8
9
Master Clock.
single master clock. All operations occur on the rising edge of the master
clock.
Length Select.
The length select input is used to determine the register
delay of the TMC2011A. This input is registered and affects the output t
after the clock edge after it is input to the device (see Timing Diagram).
Delay lengths are specified in Table 1.
Mode Control.
The Mode Control is used to select the special 4-bit wide
split mode. When HIGH, the delay on DO
DO
3-0
have the delay specified by the length select. When MC is LOW, all
eight bits have equal delays as specified by the length select.
All inputs and outputs are synchronous and operate from a
L
3-0
19,20,6,5
23,24,7,6
DO
MC
17
20
7-4
is fixed at 18 stages, while
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC2011AB2C | Variable-Length Shift Register |
| TMC2011AR3C | Variable-Length Shift Register |
| TMC2111AB2C | Variable-Length Shift Register |
| TMC2111AR3C | Variable-Length Shift Register |
| TMC2011AB2C1 | Variable-Length Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC2011AB2C | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Variable-Length Shift Register |
| TMC2011AB2C1 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Variable-Length Shift Register |
| TMC2011AN2C | 功能描述:視頻 IC Shift Register Variable Length RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC2011AN2C_Q | 功能描述:寄存器 Shift Register Variable Length RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| TMC2011AN2C1 | 功能描述:視頻 IC Shift Register Variable Length RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。