- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383956 > TLV1549M (Texas Instruments, Inc.) Standoff; Spacing Height:1"; Spacer Style:Hex; Spacer Thread Type:Female / Female; Spacer Material:Aluminum; Thread Size:6-32; Body Diameter:0.25" RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | TLV1549M |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Standoff; Spacing Height:1"; Spacer Style:Hex; Spacer Thread Type:Female / Female; Spacer Material:Aluminum; Thread Size:6-32; Body Diameter:0.25" RoHS Compliant: Yes |
| 中文描述： | 10位模擬數(shù)字轉(zhuǎn)換器與串行控制 |
| 文件頁數(shù)： | 11/15頁 |
| 文件大小： | 238K |
| 代理商： | TLV1549M |
TLV1549C, TLV1549I, TLV1549M
10-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS071C – JANUARY 1993 – REVISED MARCH 1995
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
Sample Cycle B
A/D
Conversion
Interval
(
≤
21
μ
s)
Initialize
Initialize
MSB
LSB
Previous Conversion Data
B9
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Hi-Z State
1
2
3
4
5
6
7
8
9
10
1
I/O
CLOCK
DATA
OUT
CS
(see Note A)
Figure 6. Timing for 10-Clock Transfer Using CS
Sample Cycle B
A/D Conversion
Interval
(
≤
21
μ
s)
Initialize
MSB
LSB
Previous Conversion Data
B9
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Low Level
1
2
3
4
5
6
7
8
9
10
1
I/O
CLOCK
DATA
OUT
CS
Initialize
(see Note A)
Must Be High on Power Up
See Note B
Figure 7. Timing for 10-Clock Transfer Not Using CS
Sample Cycle B
Conversion
Interval
(
≤
21
μ
s)
Initialize
MSB
LSB
Previous Conversion Data
B9
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
1
2
3
4
5
6
7
8
9
10
1
I/O
CLOCK
DATA
OUT
CS
Initialize
Low
Level
11
16
(see Note A)
Figure 8. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Completed Within 21
μ
s)
NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system
clock after CS
↓
before responding to the I/O CLOCK. No attempt should be made to clock out the data until the minimum CS setup
time has elapsed.
B. A low-to-high transition of CS disables I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system
clock.
C. The first I/O CLOCK must occur after the end of the previous conversion.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV1549MFK | 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL |
| TLV1549MJG | 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL |
| TLV1549I | 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL |
| TLV1562CDW | 2.7 V TO 5.5 V, HIGH-SPEED LOW-POWER RECONFIGURABLE ANALOG-TO-DIGITAL CONVERTER WITH 4-INPUT, DUAL S/H, PARALLEL INTERFACE, AND POWER DOWN |
| TLV1571CPW | 2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV1549MFK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL |
| TLV1549MJG | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL |
| TLV1562 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V, HIGH-SPEED LOW-POWER RECONFIGURABLE ANALOG-TO-DIGITAL CONVERTER WITH 4-INPUT, DUAL S/H, PARALLEL INTERFACE, AND POWER DOWN |
| TLV1562CDW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10bit Programmable RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1562CDWR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。