- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383954 > TLE2072MFK (Texas Instruments, Inc.) EXCALIBUR LOW-NOISE HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS PDF資料下載
參數(shù)資料
| 型號(hào)： | TLE2072MFK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | EXCALIBUR LOW-NOISE HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS |
| 中文描述： | 神劍低噪聲高速JFET輸入運(yùn)算放大器 |
| 文件頁(yè)數(shù)： | 68/77頁(yè) |
| 文件大?。?/td> | 1285K |
| 代理商： | TLE2072MFK |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)當(dāng)前第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)
TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS181A – FEBRUARY 1997 – REVISED MARCH 2000
68
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
input characteristics
The TLE207x, TLE207xA, and TLE207xB are specified with a minimum and a maximum input voltage that if
exceeded at either input could cause the device to malfunction. Because of the extremely high input impedance
and resulting low bias current requirements, the TLE207x, TLE207xA, and TLE207xB are well suited for
low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed
bias current requirements and cause degradation in system performance. It is good practice to include guard
rings around inputs (see Figure 70). These guards should be driven from a low-impedance source at the same
voltage level as the common-mode input.
VI
R2
R1
VI
R4
+
–
VO
R3
VI
+
–
VO
VO
+
–
R3
R4
R2
R1
Where
Figure 70. Use of Guard Rings
TLE2071 input offset voltage nulling
The TLE2071 series offers external null pins that can be used to further reduce the input offset voltage. The
circuit of Figure 71 can be connected as shown if the feature is desired. When external nulling is not needed,
the null pins may be left unconnected.
+
–
VCC–
N2
N1
100 k
5 k
IN–
IN+
OUT
Figure 71. Input Offset Voltage Nulling
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLE2072Y | EXCALIBUR LOW-NOISE HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS |
| TLE2074MFK | EXCALIBUR LOW-NOISE HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS |
| TLE2074Y | EXCALIBUR LOW-NOISE HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS |
| TLE207X | EXCALIBUR LOW-NOISE HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS |
| TLE207xY | EXCALIBUR LOW-NOISE HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLE2072MFKB | 制造商:Texas Instruments 功能描述:OP Amp Dual GP ±19V 20-Pin LCCC Tube |
| TLE2072MJGB | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLE2072QDRG4Q1 | 功能描述:運(yùn)算放大器 - 運(yùn)放 Excalbur LoNoise Hi Spd JFET Input OpAmp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| TLE2072QDRQ1 | 功能描述:運(yùn)算放大器 - 運(yùn)放 Excalbur LoNoise Hi Spd JFET Input OpAmp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| TLE2074ACDW | 功能描述:運(yùn)算放大器 - 運(yùn)放 Quad Low Noise RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。