- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385930 > TLC7528EFN (Texas Instruments, Inc.) DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC7528EFN |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS |
| 中文描述： | 雙8位乘法數(shù)字到模擬轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 5/17頁(yè) |
| 文件大?。?/td> | 247K |
| 代理商： | TLC7528EFN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
TLC7528C, TLC7528E, TLC7528I
DUAL 8-BIT MULTIPLYING
DIGITAL-TO-ANALOG CONVERTERS
SLAS062B – JANUARY 1987 – REVISED MARCH 2000
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
operating characteristics over recommended operating free-air temperature range,
V
refA
= V
refB
= 10 V, V
OA
and V
OB
at 0 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VDD = 5 V
MIN
VDD = 15 V
MIN
UNIT
TYP
MAX
±
1/2
100
TYP
MAX
±
1/2
100
Linearity error
LSB
Settling time (to 1/2 LSB)
See Note 1
ns
Gain error
See Note 2
2.5
2.5
LSB
AC feedthrough
REFA to OUTA
See Note 3
–65
–65
dB
REFB to OUTB
–65
–65
Temperature coefficient of gain
See Note 4
0.007
0.0035
%FSR/
°
C
Propagation delay (from digital input to
90% of final analog output current)
See Note 5
80
80
ns
Channel-to-channel
isolation
REFA to OUTB
See Note 6
77
77
dB
REFB to OUTA
See Note 7
77
77
Digital-to-analog glitch impulse area
Measured for code transition
from 00000000 to 11111111,
TA = 25
°
C
Measured for code transition
from 00000000 to 11111111,
TA = 25
°
C
Vi = 6 V,
f = 1 kHz,
160
440
nV
s
Digital crosstalk
30
60
nV
s
Harmonic distortion
1. OUTA, OUTB load = 100
, Cext = 13 pF; WR and CS at 0 V; DB0–DB7 at 0 V to VDD or VDD to 0 V.
2. Gain error is measured using an internal feedback resistor. Nominal full scale range (FSR) = Vref – 1 LSB.
3. Vref = 20 V peak-to-peak, 100-kHz sine wave; DAC data latches loaded with 00000000.
4. Temperature coefficient of gain measured from 0
°
C to 25
°
C or from 25
°
C to 70
°
C.
5. VrefA = VrefB = 10 V; OUTA/OUTB load = 100
, Cext = 13 pF; WR and CS at 0 V; DB0–DB7 at 0 V to VDD or VDD to 0 V.
6. Both DAC latches loaded with 11111111; VrefA = 20 V peak-to-peak, 100-kHz sine wave; VrefB = 0; TA = 25
°
C.
7. Both DAC latches loaded with 11111111; VrefB = 20 V peak-to-peak, 100-kHz sine wave; VrefA = 0; TA = 25
°
C.
TA = 25
°
C
–85
–85
dB
NOTES:
PRINCIPLES OF OPERATION
These devices contain two identical, 8-bit-multiplying D/A converters, DACA and DACB. Each DAC consists
of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched
between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the
switch state. Most applications require only the addition of an external operational amplifier and voltage
reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.
Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs
share the analog ground terminal 1 (AGND). With all digital inputs high, the entire reference current flows to
OUTA. A small leakage current (I
Ikg
) flows across internal junctions, and as with most semiconductor devices,
doubles every 10
°
C. C
o
is due to the parallel combination of the NMOS switches and has a value that depends
on the number of switches connected to the output. The range of C
o
is 50 pF to 120 pF maximum. The equivalent
output resistance (r
o
) varies with the input code from 0.8R to 3R where R is the nominal value of the ladder
resistor in the R-2R network.
These devices interface to a microprocessor through the data bus, CS, WR, and DACA/DACB control signals.
When CS and WR are both low, the TLC7528 analog output, specified by the DACA/DACB control line,
responds to the activity on the DB0–DB7 data bus inputs. In this mode, the input latches are transparent and
input data directly affects the analog output. When either the CS signal or WR signal goes high, the data on the
DB0–DB7 inputs is latched until the CS and WR signals go low again. When CS is high, the data inputs are
disabled regardless of the state of the WR signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC7628(中文) | Dual 8-Bit Multipling DAC(雙通道8位乘法DAC) |
| TLC876(中文) | Low-Power, 10-Bit, 20 MSPS Analog-to-Digital Converter(20Msps,單通道，10位并出A/D轉(zhuǎn)換器) |
| TLC876C | 10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS |
| TLC876I | 10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS |
| TLC876MDW | 10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC7528EN | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Dual 8bit D/A RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLC7528ENE4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 0.1 us Dual MDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLC7528I | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS |
| TLC7528IDW | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Dual 8bit Mult RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLC7528IDWG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 0.1 us Dual MDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。