- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385929 > TLC320AD90C (Texas Instruments, Inc.) Stereo Audio Codec(立體聲音頻編碼譯碼器) PDF資料下載
參數(shù)資料
| 型號： | TLC320AD90C |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | Stereo Audio Codec(立體聲音頻編碼譯碼器) |
| 中文描述： | 立體聲音頻編解碼器（立體聲音頻編碼譯碼器） |
| 文件頁數(shù)： | 16/51頁 |
| 文件大?。?/td> | 219K |
| 代理商： | TLC320AD90C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
2–3
The AC-Link signal definitions are listed in Table 2–1.
Table 2–1. AC-Link Signal Definitions
SIGNAL
SOURCE
DESCRIPTION
SYNC
Controller
Marks the beginning of each frame. Sourced by the controller. Occurs at a fixed
rate of 48 kHz unless in power-down mode. Synchronous to BIT_CLK. Width of
16 bits. Defines the TAG phase.
BIT_CLK
Codec
Sourced by TLC320AD90C. Fixed rate of 12.288 MHz. Data is transmitted on
every rising edge. Data is captured on every falling edge.
SDATA_OUT
Controller
Serial bit stream sent from the controller to the codec. Data and control are
transmitted by the controller.
SDATA_IN
Codec
Serial bit stream sent from the codec to the controller. Data and control are
transmitted by the TLC320AD90C.
RESET
Controller
Reset signal used to bring the TLC320AD90C out of power-down mode. Defines
the cold TLC320AD90C reset.
2.2.2
Protocol
The TLC320AD90C protocol includes the following:
The AC-Link is a TDM serial interface consisting of 256 bits/frame
Each frame is divided into two sections: A TAG phase of 16 bits, and a DATA phase of 240 bits
The DATA phase is divided into 12 time slots with each time slot consisting of 20 bits
Data is bidirectional with SDATA_OUT transmitted by the controller, and SDATA_IN transmitted
by the codec
Valid
Slot
1
Slot
2
Slot
12
0
0
0
19
0
19
0
19
0
Cdc
Rdy
Slot
1
Slot
2
Slot
12
0
0
0
19
0
19
0
19
0
TAG Phase
Slot 1
Slot 2
Slot 12
SDATA_OUT
BIT_CLK
SYNC
SDATA_IN
Figure 2–3. AC-Link Protocol
2.2.2.1
Zero-Padding
The TLC320AD90C uses zero-padding which is defined as the following:
Reserved time-slots are filled with zeroes
Unused bits within a time-slot must be filled with zeroes (e.g., 16-bit converter in a 20-bit time
slot). This operation must be performed by the source (i.e., the controller for SDATA_OUT, the
TLC320AD90C for SDATA_IN).
Time slots tagged as invalid must be filled with zeroes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC34076-110 | Color-Palette(110MHz,與TLC34075兼容，另具24位和16位真彩色模式) |
| TLC34076-85 | Color-Palette(85MHz,與TLC34075兼容，另具24位和16位真彩色模式) |
| TLC34076-170 | Color-Palette(170MHz,與TLC34075兼容，另具24位和16位真彩色模式) |
| TLC34076M-135 | Color-Palette(135MHz,與TLC34075兼容，另具24位和16位真彩色模式) |
| TLC4501(中文) | Self-Calibrating Dual Operational Amplifier(先進LINEPIC，自校準精密運放) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD91 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio Codec |
| TLC320AD91CPT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC320V320CFN | 制造商:Texas Instruments 功能描述: |
| TLC320V320CFNR | 制造商:Texas Instruments 功能描述: |
| TLC320V340CFN | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。