參數(shù)資料
型號: TFP401CPZP
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, POWER, THERMALLY ENHANCED, PLASTIC, TQFP-100
文件頁數(shù): 21/22頁
文件大?。?/td> 285K
代理商: TFP401CPZP
TFP401, TFP401A
TI PanelBus
DIGITAL RECEIVER
SLDS120 - MARCH 2000
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted) (continued)
ac specifications
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VID(2)
Differential input sensitivity
150
1560
mVp-p
tps
Analog input intra-pair (+ to -) differential skew
0.4
tbit
tccs
Analog Input inter-pair or channel-to-channel skew
1
tpix§
tijit
Worse case differential input clock jitter tolerance
TBD
ns
tf1
Fall time of data and control signals#, ||
ST = Low,
CL=5 pF
ST = High,
CL=10 pF
2.84
3.2
ns
tr1
Rise time of data and control signals#, ||
ST = Low,
CL=5 pF
ST = High,
CL=10 pF
2.9
3.1
ns
tr2
Rise time of ODCK clock#
ST = Low,
CL=5 pF
ST = High,
CL=10 pF
TBD
ns
tf2
Fall time of ODCK clock#
ST = Low,
CL=5 pF
ST = High,
CL=10 pF
TBD
ns
tsu1
Setup time, data and control signal to falling edge of ODCK
(OCK_INV = low)||
ST = Low,
CL=5 pF
ST = High,
CL=10 pF
TBD
ns
th1
Hold time, data and control signal to falling edge of ODCK
(OCK_INV = low)||
ST = Low,
CL=5 pF
ST = High,
CL=10 pF
TBD
ns
tsu2
Setup time, data and control signal to rising edge of ODCK
(OCK_INV = high)||
ST = Low,
CL=5 pF
ST = High,
CL=10 pF
TBD
ns
th2
Hold time, data and control signal to rising edge of ODCK
(OCK_INV = high)||
ST = Low,
CL=5 pF
ST = High,
CL=10 pF
TBD
ns
fODCK
ODCK frequency
PIX = Low (1-PIX/CLK)
25
165
MHz
fODCK
ODCK frequency
PIX = High (2-PIX/CLK)
12.5
82.5
MHz
ODCK duty-cycle
40
50
60
%
tpd(PDL)
Propagation delay time from PD low to Hi-Z outputs
9
ns
tpd(PDOL)
Propagation delay time from PDO low to Hi-Z outputs
9
ns
tp(PDH-V)
Delay time from PD rising edge to inputs active
ns
twL(PD-MIN)
Pulse duration, minimum time PD low
ns
tt(HSC)
Transition time between DE transition to SCDT lowk
1e6
tpix
tt(FSC)
Transition time between DE transition to SCDT highk
1600
tpix
td(st)
Delay time, ODCK latching edge to QE[23:0] data output
STAG = Low
Pixs = High
0.25
tpix
Specified as ac parameter to include sensitivity to overshoot, undershoot and reflection.
tbit is 1/10 the pixel time, tpix
§ tpix is the pixel time defined as the period of the RxC input clock. The period of ODCK is equal to tpix in 1-pixel/clock mode or 2tpix when in
2-pixel/clock mode.
Measured differentially at 50% crossing using ODCK output clock as trigger.
# Rise and fall times measured as time between 20% and 80% of signal amplitude.
|| Data and control signals are : QE[23:0], QO[23:0], DE, HSYNC, VSYNC and CTL[3:1]
kLink active or inactive is determined by amount of time detected between DE transitions. SCDT indicates link activity.
ADV
ANCE
INFORMA
TION
相關PDF資料
PDF描述
TFP401AMPZPEP SPECIALTY CONSUMER CIRCUIT, PQFP100
TFP401APZP SPECIALTY CONSUMER CIRCUIT, PQFP100
TFP401APZPG4 SPECIALTY CONSUMER CIRCUIT, PQFP100
TFP401PZP SPECIALTY CONSUMER CIRCUIT, PQFP100
TFP401PZPG4 SPECIALTY CONSUMER CIRCUIT, PQFP100
相關代理商/技術參數(shù)
參數(shù)描述
TFP401PZP 功能描述:顯示接口集成電路 PanelBus DVI Receiver 165MHz RoHS:否 制造商:Texas Instruments 電源電流:125 mA 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:WQFN-60 封裝:Reel
TFP401PZPG4 功能描述:顯示接口集成電路 PanelBus DVI Rcvr RoHS:否 制造商:Texas Instruments 電源電流:125 mA 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:WQFN-60 封裝:Reel
TFP403 制造商:TI 制造商全稱:Texas Instruments 功能描述:TI PANEBUS DIGITAL RECEIVER
TFP403PZP 功能描述:顯示接口集成電路 PanelBus DVI Receiver RoHS:否 制造商:Texas Instruments 電源電流:125 mA 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:WQFN-60 封裝:Reel
TFP403PZPG4 功能描述:顯示接口集成電路 PanelBus DVI Rcvr RoHS:否 制造商:Texas Instruments 電源電流:125 mA 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:WQFN-60 封裝:Reel