參數(shù)資料
型號(hào): TDA9332H
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: I2C-bus controlled TV display processors
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP44
封裝: 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44
文件頁數(shù): 24/56頁
文件大?。?/td> 228K
代理商: TDA9332H
2000 May 08
24
Philips Semiconductors
Preliminary specification
I
2
C-bus controlled TV display processors
TDA933xH series
S
ECOND CONTROL LOOP
;
PIN
14
i
/
o
control sensitivity (loop gain)
k
cor
correction factor k
t
contr
control range from start of
horizontal output to mid flyback
t
i
/
t
0
note 31
1f
H
mode; note 32
2f
H
mode; note 32
1f
H
mode; 63 steps
2f
H
mode; 63 steps
1f
H
mode
2f
H
mode
pin 14; note 33
500
0
0
1.5
0.5
±
4.5
±
2.25
0.4
0.2
4
23.6
11.8
6.5
μ
s/
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s/V
μ
s/V
V
t
H(shift)
horizontal shift range
control sensitivity for dynamic
phase compensation
V
i(DP)(comp)
input voltage range for dynamic
phase compensation
input impedance
maximum range of parallelogram
correction
Z
i
t
par(cor)(max)
pin 14; note 33
1f
H
mode; end of field;
flyback width 11
μ
s;
note 34
2f
H
mode; end of field;
flyback width 5.5
μ
s;
note 34
1f
H
mode; end of field;
flyback width 11
μ
s;
note 34
2f
H
mode; end of field;
flyback width 5.5
μ
s;
note 34
100
±
0.54
k
μ
s
±
0.48
±
0.60
±
0.24
±
0.27
±
0.30
μ
s
t
bow(cor)(max)
maximum range of bow correction
±
0.48
±
0.54
±
0.60
μ
s
±
0.24
±
0.27
±
0.30
μ
s
H
ORIZONTAL FLYBACK INPUT
;
PIN
13
V
sw(HBLNK)
switching level for horizontal
blanking
switching level for phase detection
maximum input voltage
input impedance
0.2
0.3
0.4
V
V
sw(p2)
V
i(HFB)(max)
Z
i
H
ORIZONTAL OUTPUT
;
PIN
8,
OPEN COLLECTOR
; note 35
3.8
10
4.0
4.2
V
P
V
V
M
V
OL
I
o(hor)
V
o(max)
δ
t
on
LOW-level output voltage
maximum allowed output current
maximum allowed output voltage
duty factor
switch-on time of horizontal drive
pulse
switch-off time of horizontal drive
pulse
switch-on time for extended slow
start
I
o
= 10 mA
51.6
155
51.8
159
0.3
10
V
P
52.0
163
V
mA
V
%
ms
V
o
= LOW (t
on
)
TV mode, HDTV = 0,
ESS = 0
TV mode, HDTV = 0,
ESS = 0
TV mode, HDTV = 0,
ESS = 1
t
off
48
50
52
ms
t
on(ess)
1150
1175
1200
ms
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
相關(guān)PDF資料
PDF描述
TDA9850 I2C-bus controlled BTSC stereo/SAP decoder
TDA9850T I2C-bus controlled BTSC stereo/SAP decoder
TDA9851 I2C-bus controlled economic BTSC stereo decoder
TDA9851T I2C-bus controlled economic BTSC stereo decoder
TDA9852 I2C-bus controlled BTSC stereo/SAP decoder and audio processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA9380 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TDA938O超級(jí)芯片將微處理器(CPU)與TV信號(hào)處理器集成在一起
TDA9383 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
TDA9400 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS
TDA9403 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS
TDA9500 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS