參數(shù)資料
型號(hào)： TDA7468D
廠商： STMICROELECTRONICS
元件分類： 音頻控制
英文描述： 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28
封裝： SO-28
文件頁(yè)數(shù)： 22/23頁(yè)
文件大?。?/td> 249K
代理商： TDA7468D
TDA7468
8/23
4I2C BUS INTERFACE
Data transmission from microprocessor to the TDA7468D and vice versa takes place through the 2 wires
I2C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage
must be connected).
4.1 Data Validity
As shown in fig. 6, the data on the SDA line must be stable during the high period of the clock. The HIGH
and LOW state of the data line can only change when the clock signal on the SCL line is LOW.
4.2 Start and Stop Conditions
As shown in fig.7 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The
stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.
4.3 Byte Format
Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge
bit. The MSB is transferred first.
4.4 Acknowledge
The master (
P) puts a restive HIGH level on the SDA line during the acknowledge clock pulse (see fig.
4). The peripheral (audio processor) that acknowledges has to pull-down (LOW) the SDA line during this
clock pulse. The audio processor which has been addressed has to generate an acknowledge after the
reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time.
In this case the master transmitter can generate the STOP information in order to abort the transfer.
4.5 Transmission without Acknowledge
Avoiding to detect the acknowledge of the audio processor, the
P can use a simpler transmission: simply
it waits one clock without checking the slave acknowledging, and sends the new data. This approach of
course is less protected from misworking.
Figure 6. Data Validity on the I2CBUS
Figure 7. Timing Diagram of I2CBUS
Figure 8. Acknowledge on the I2CBUS
SDA
SCL
DATA LINE
STABLE, DATA
VALID
CHANGE
DATA
ALLOWED
D99AU1031
SCL
SDA
START
I2CBUS
STOP
D99AU1032
SCL
1
MSB
23789
SDA
START
ACKNOWLEDGMENT
FROM RECEIVER
D99AU1033
相關(guān)PDF資料
PDF描述
TDA7468D13TR 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28
TDA7469A 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO20
TDA7469D 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO16
TDA7469 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO24
TDA746913TR 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA7468D13TR 功能描述:多媒體雜項(xiàng) 2 Bands Digitally Controled Audio Proc RoHS:否 制造商:Texas Instruments 類型: 通道數(shù)量: 轉(zhuǎn)換速率:540 Mbps 分辨率: 封裝 / 箱體:SOIC-16 封裝:Tube
TDA7469 功能描述:音頻 DSP Lo Vltg ANALOG AUDIO PROCESSOR RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TDA7469_1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW VOLTAGE ANALOG AUDIO PROCESSOR WITH HEADPHONE POWER AMPLIFIER
TDA746913TR 功能描述:音頻 DSP Lo Vltg ANALOG AUDIO PROCESSOR RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TDA7473 制造商:STMicroelectronics 功能描述:QUAD BTL DRVR - Rail/Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*