- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98173 > TC7109IJL 1-CH 12-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, CDIP40 PDF資料下載
參數(shù)資料
| 型號(hào)： | TC7109IJL |
| 元件分類： | ADC |
| 英文描述： | 1-CH 12-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, CDIP40 |
| 封裝： | CERAMIC, DIP-40 |
| 文件頁數(shù)： | 5/30頁 |
| 文件大?。?/td> | 479K |
| 代理商： | TC7109IJL |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
2006 Microchip Technology Inc.
DS21456C-page 13
TC7109/A
FIGURE 3-5:
TC7109A RC Oscillator
With OSCILLATOR SELECT input LOW, two on-chip
capacitors and a feedback device are added to the
oscillator. In this configuration, the oscillator will oper-
ate with most crystals in the 1MHz to 5MHz range, with
no external components (Figure ). The OSCILLATOR
SELECT input LOW inserts a fixed 458 divider circuit
between the BUFFERED OSCILLATOR OUTPUT and
the internal clock. A 3.58MHz TV crystal gives a
division ratio, providing an integration time given by:
EQUATION 3-1:
FIGURE 3-6:
Crystal Oscillator
The error is less than 1% from two 60Hz periods, or
33.33msec, which will give better than 40dB, 60Hz
rejection. The converter will operate reliably at conver-
sion rates up to 30 per second, corresponding to a
clock frequency of 245.8kHz.
When the oscillator is to be over driven, the OSCILLA-
TOR OUTPUT should be left open, and the over driving
signal should be applied at the OSCILLATOR INPUT.
The internal clock will be of the same duty cycle, fre-
quency and phase as the input signal. When the
OSCILLATOR SELECT is at GND, the clock will be
1/58 of the input frequency.
FIGURE 3-7:
TC7109A Handshake with Send Input Held Positive
23
OSC
OUT
25
Buffered
OSC OUT
24
OSC
SEL
V+ or Open
22
OSC
IN
R
C
FOSC = 0.45/RC
t = (2048 clock periods)
= 33.18 msec
58
3.58 MHz
23
OSC
OUT
25
Buffered
OSC OUT
24
OSC
SEL
GND
V+
22
OSC
IN
58
Clock
Crystal
÷
= Three-State
High-Impendance
Integrator Output
Data Invalid
Data Valid
Internal Clock
Internal Latch
Status Output
Mode Input
Internal Mode
Send Input
CE/LOAD
HBEN
High Byte Data
LBEN
Low Byte Data
= Don't Care
= Three-State
will Pull-up
UART
Norm
Terminates
UART Mode
Zero Crossing Detected
Zero Crossing Occurs
Send Sensed
Mode Low, not
in Handshake Mode
Disables Outputs
CE/LOAD,
HBEN,
LBEN
Mode High Activates
CE/LOAD, HBEN, LBEN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC7109ACKW713 | 1-CH 12-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PQFP44 |
| TC7109ACPLG | 1-CH 12-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PDIP40 |
| TC7109AIJLG | 1-CH 12-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, CDIP40 |
| TC7109CPLG | 1-CH 12-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PDIP40 |
| TC7109IJLG | 1-CH 12-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC7-10-C100 | 功能描述:電纜固定件和配件 CBL STRAP W/ TACK NAIL RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強(qiáng)度: |
| TC7110A | 制造商:Thomas & Betts 功能描述:Fittings Connector 4inch Steel |
| TC7110A-RT | 制造商:Thomas & Betts 功能描述:4 IN INSL RAINTIGTH COMP FITTING |
| TC7110US | 制造商:Thomas & Betts 功能描述:SG TC7110US 4 IN INS EMT COMPRESSIO |
| TC7116 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:3-1/2 Digit Analog-to-Digital Converters with Hold |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。