2007 Microchip Technology Inc.
DS22035B-page 19
TC1270A/70AN/71A
Table 4-2
shows the various device trip point options
and their V
TRIP(MAX)
and V
TRIP(MIN)
voltages. Also the
negative percentage change from common regulated
voltages is shown.
In the case where V
DD
is falling from the regulated volt-
age, as the V
DD
crosses the V
TRIP
voltage the
RST/RST pin is driven active. Now the desired circuitry
is in reset, or the circuitry has the indication that the
V
DD
is below the selected V
TRIP
.
In the case where V
DD
is rising. As the V
DD
crosses the
V
TRIP
voltage, the RST/RST pin is driven inactive after
the Reset Delay Timer elapses. Now the desired cir-
cuitry is released from reset and will start to operate in
its normal mode, or the circuitry has the indication that
the V
DD
is above the selected V
TRIP
.
TABLE 4-2:
SELECTING THE TRIP POINT
The TC1270A/TC1270AN/TC1271A devices are
optimized to reject fast transient glitches on the V
DD
line. If the low input signal (which is below V
TRIP
) is not
rejected, the Reset output is driven active within 50 μs
of V
DD
falling through the Reset voltage threshold.
After the device exits the Reset condition, the delay
circuitry will hold the RST/RST pin active until the
appropriate Reset delay time (t
RST
) has elapsed.
During device power up, the input voltage is below the
Trip Point voltage. The device must enter the valid
operating range for the device to start operation.
4.2.1
HYSTERESIS
There is also a minimal hysteresis (V
HYS
) on the trip
point. This is so that small noise signals on the device
voltage (V
DD
) do not cause the Reset pin (RST/RST) to
“jitter” (change between driving an active and inactive).
The characterization graphs shown in Figures
2-13
through
2-15
shows the device hysteresis as a percent-
age of the voltage trip point (V
TRIP
).
The Reset Delay Timer (t
RST
) gives a time based hys-
teresis for the system.
4.2.2
POWER-UP/RISING V
DD
As the device V
DD
rises, the device’s Reset circuit will
remain active until the voltage rises above the “actual”
trip point (V
TRIP
).
Figure 4-7
shows a power-up sequence and the wave-
form of the RST and RST pins. As the device powers
up, the voltage will start below the valid operating volt-
age of the device. At this voltage, the RST/RST output
is not valid. Once the voltage is above the minimum
operating voltage (1V) and below the selected V
TRIP
,
the Reset output will be active.
Once the device voltage rises above the V
TRIP
voltage,
the Reset delay timer (t
RST
) starts. When the Reset
delay timer times out, the Reset output (RST/RST) is
driven inactive.
FIGURE 4-7:
Power-up.
RST/RST pin Operation
Trip
Voltage
Selection
V
TRIP(MAX)(1)
/
V
TRIP(MIN)(2)
- % From
Regulated Voltage
5.0V
3.3V
3.0V
L
4.75V
4.50V
4.50V
4.25V
3.15V
3.00V
3.00V
2.85V
2.70V
2.55V
5.0%
10.0%
10.0%
15.0%
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
M
T
4.5%
9.2%
9.2%
13.7%
—
—
S
R
10.0%
15.0%
Note 1:
Voltage regulator circuit must have tighter
tolerance (%) than V
TRIP(MAX)
% from
regulated voltage.
Circuitry being reset must have a wider
tolerance (%) than V
TRIP(MIN)
% from
regulated voltage.
2:
V
TRIP
1V
V
DD
t
RST
(1)
RST
(2)
RST
Note 1:
Additional system current is consumed
during the t
RST
time.
2:
The TC1270AN requires an external
pull-up resistor.