- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383879 > TB28F800CV-B80 (Intel Corp.) 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY PDF資料下載
參數(shù)資料
| 型號： | TB28F800CV-B80 |
| 廠商： | Intel Corp. |
| 英文描述： | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| 中文描述： | 2兆位SmartVoltage啟動塊閃存系列 |
| 文件頁數(shù)： | 13/55頁 |
| 文件大小： | 638K |
| 代理商： | TB28F800CV-B80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
E
2.0
2-MBIT SmartVoltage BOOT BLOCK FAMILY
13
SEE NEW DESIGN RECOMMENDATIONS
PRODUCT DESCRIPTION
2.1
Memory Blocking Organization
This product family features an asymmetrically-
blocked architecture providing system memory
integration. Each erase block can be erased
independently of the others up to 100,000 times for
commercial temperature or up to 10,000 times for
extended temperature. The block sizes have been
chosen to optimize their functionality for common
applications of nonvolatile storage. The combination
of block sizes in the boot block architecture allow
the integration of several memories into a single
chip. For the address locations of the blocks, see
the memory maps in Figures
4 and 5.
2.1.1
ONE 16-KB BOOT BLOCK
The boot block is intended to replace a dedicated
boot PROM in a microprocessor or microcontroller-
based system.
The 16-Kbyte (16,384 bytes) boot
block is located at either the top (denoted by -T
suffix) or the bottom (-B suffix) of the address map
to accommodate different microprocessor protocols
for boot code location. This boot block features
hardware controllable write-protection to protect the
crucial microprocessor boot code from accidental
modification. The protection of the boot block is
controlled using a combination of the V
PP
, RP#, and
WP# pins, as is detailed in Section
3.4.
2.1.2
TWO 8-KB PARAMETER BLOCKS
The boot block architecture includes parameter
blocks to facilitate storage of frequently updated
small parameters that would normally require an
EEPROM. By using software techniques, the byte-
rewrite functionality of EEPROMs can be emulated.
These techniques are detailed in Intel’s application
note AP-604, Using Intel’s Boot Block Flash
Memory Parameter Blocks to Replace EEPROM
.
Each boot block component contains two parameter
blocks of 8 Kbytes (8,192 bytes) each. The
parameter blocks are not write-protectable.
2.1.3
ONE 96-KB + ONE 128-KB MAIN
BLOCK
After the allocation of address space to the boot
and parameter blocks, the remainder is divided into
main blocks for data or code storage. Each 2-Mbit
device contains one 96-Kbyte (98,304 byte) block
and one 128-Kbyte (131,072 byte) block. See the
memory maps for each device for more information.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TB28F800CV-T60 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TB28F800CV-T80 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TB28F800CV-B60 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TB310 | Decimating Digital Filter |
| TB429 | Using the EL7515 Demo Board |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TB28F800CV-T60 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TB28F800CV-T80 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TB28SST | 制造商:Thomas & Betts 功能描述:3/4 CONDUIT BODY,316SS,TB,FORM 8 |
| TB-29.4912MBD-T | 功能描述:標(biāo)準(zhǔn)時鐘振蕩器 29.4912MHz 3.3V 25ppm -40C to 85C RoHS:否 制造商:AVX 產(chǎn)品:Standard Clock Oscillators 封裝 / 箱體:7 mm x 5 mm 頻率:75 MHz 頻率穩(wěn)定性:50 PPM 電源電壓:2.5 V 負(fù)載電容: 端接類型:SMD/SMT 最小工作溫度:0 C 最大工作溫度:+ 70 C 輸出格式:LVDS 尺寸: 封裝:Reel 系列: |
| TB-29.4912MBE-T | 制造商:TXC Corporation 功能描述:OSC MEMS 29.4912 MHZ 3.3V SMD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。