![](http://datasheet.mmic.net.cn/370000/TAS5100ADAP_datasheet_16735519/TAS5100ADAP_5.png)
TAS5100A
SLES030
–
FEBRUARY 2002
5
www.ti.com
Terminal Functions
TERMINAL
NAME
BIAS_A
BIAS_B
BOOTSTRAPA
BOOTSTRAPB
DVDD
DVSS
I/O
DESCRIPTION
NO.
11
12
30
19
6
7, 8, 9
I
I
Connect external resistor to DVSS. See application note SLAA117
Connect external resistor to DVSS. See application note SLAA117
Bootstrap capacitor pin for H-bridge A
Bootstrap capacitor pin for H-bridge B
3.3-V digital voltage supply for logic
Digital ground for logic is internally connected to PVSS. All three pins must be tied together but not
connected externally to PVSS. See Figure 5.
O
O
I
I
ERR1
ERR0
LDROUTA
LDROUTB
OUTPUTA
OUTPUTB
PVDDA1
PVDDA2
PVDDB1
PVDDB2
PVSS
PWDN
PWM_AP
PWM_AM
PWM_BP
PWM_BM
RESET
3
4
31
18
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
Error/warning report indicator. This output is open drain with internal pullup resistor.
Error/warning report indicator. This output is open drain with internal pullup resistor.
Low voltage drop-out regulator output A (not to be used to supply current to external circuitry)
Low voltage drop-out regulator output B (not to be used to supply current to external circuitry)
H-bridge output A
H-bridge output B
High voltage power supply, H-bridge A
High voltage power supply for low-dropout voltage regulator A-side
High voltage power supply, H-bridge B
High voltage power supply for low-dropout voltage regulator B-side
High voltage power supply ground
Power down = 0, normal mode = 1
PWM input A(+)
PWM input A(
–
)
PWM input B(+)
PWM input B(
–
)
Reset and mute mode = 0, normal mode = 1, when in reset mode, H-bridge MOSFETs are in low-low
output state. Asserting the RESET signal low causes all fault conditions to be cleared.
26, 27
22, 23
28, 29
32
20, 21
17
24, 25
13
1
2
16
15
14
SHUTDOWN
5
O
Device is in shutdown due to fault condition, normal mode = 1, shutdown = 0, when device is in
shutdown mode the H-bridge MOSFETs are in low-low output state. The latched output can be
cleared by asserting the RESET signal. This output is open drain with internal pullup resistor.
A filter capacitor must be added between VRFILT and DVSS pins.
NOTE: The four PWM inputs: PWM_AP, PWM_AM, PWM_BP, and PWM_BM must always be connected to the TAS5000 output pins, and never
left floating. Floating PWM input pins causes an illegal PWM input state signal to be asserted.
VRFILT
10
O
Dual pins: OUTPUTA, OUTPUTB, PVDDA1 and PVDDB1 must have both pins connected externally to the same point on the circuit board,
respectively. Both PVSS pins must also be connected together externally. These multiple pins are for the high current DMOS output
devices. Failure to connect all the multiple pins to the same respective node results in excessive current flow in the internal bond wires
and can cause the device to fail. All electrical characteristics are specified and measured with all of the multiple pins connected to the same
node, respectively.