- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385894 > SYM53C180 (LSI Corporation) Ultra3 SCSI Bus Expander(Ultra2 SCSI總線擴(kuò)展器) PDF資料下載
參數(shù)資料
| 型號(hào)： | SYM53C180 |
| 廠商： | LSI Corporation |
| 英文描述： | Ultra3 SCSI Bus Expander(Ultra2 SCSI總線擴(kuò)展器) |
| 中文描述： | 個(gè)Ultra3 SCSI總線擴(kuò)展（Ultra2的SCSI總線擴(kuò)展器） |
| 文件頁(yè)數(shù)： | 25/78頁(yè) |
| 文件大小： | 1073K |
| 代理商： | SYM53C180 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
Interface Signal Descriptions
2-7
logic also provides the necessary drive, sense thresholds, and input
hysteresis to function correctly in a SCSI bus environment.
The SYM53C180 receives data and parity signals and passes them from
the source bus to the load bus and provides any necessary edge shifting
to guarantee the skew budget for the load bus. Either side of the
SYM53C180 may be the source bus or the load bus. The side that is
asserting, deasserting, or releasing the SCSI signals is the source side.
These steps describe the SYM53C180 data processing:
1.
Asserted data is accepted by the receiver logic as soon as it is
received. Once the clock signal (REQ/ACK) has been received, data
is gated from the receiver latch.
2.
The path is next tested to ensure the signal if being driven by the
SYM53C180 is not misinterpreted as an incoming signal.
3.
The data is then leading edge filtered. The assertion edge is held for
a specified time to prevent any signal bounce. The duration is
controlled by the input signal.
4.
The next stage uses a latch to sample the signal. This provides a
stable data window for the load bus.
5.
The final step develops pull-up and pull-down controls for the SCSI
I/O logic, including 3-state controls for the pull-up.
6.
A parallel function ensures that bus (transmission line) recovery
occurs for a specified time after the last signal deassertion on each
signal line.
2.1.7.2 SCSI Bus Activity LED (BSY_LED)
Internal logic detects SCSI bus activity and generates a signal that
produces an active HIGH output. This output can be used to drive a LED
to indicate SCSI activity.
The internal circuitry is a digital one shot that is an active HIGH with a
minimum pulse width of 16 ms. The BSY_LED output current is 8 mA.
This output may have an LED attached to it with the other lead of the
LED grounded through a suitable resistor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SYM53C710 | 32-Bit SCSI I/O Processor(32位SCSI I/O處理器) |
| SYM53C770 | SCSI I/O Processor With Ultra SCSI(帶超級(jí)SCSI的SCSI I/O處理器) |
| SYM53C810A | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
| SYM53C825A | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
| SYM53C825AE | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SYM53C400A | 制造商:SYMBIOS 功能描述: |
| SYM53C770 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C885 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。