參數(shù)資料
型號(hào): SY89538LHGTR
廠(chǎng)商: MICREL INC
元件分類(lèi): 其它接口
英文描述: 3.3V PRECISION LVPECL AND LVDS PROGRAMMABLE MULTIPLE OUTPUT BANK CLOCK SYNTHESIZER AND FANOUT BUFFER WITH ZERO DELAY
中文描述: SPECIALTY INTERFACE CIRCUIT, PQFP64
封裝: LEAD FREE, TQFP-64
文件頁(yè)數(shù): 19/23頁(yè)
文件大?。?/td> 628K
代理商: SY89538LHGTR
Micrel, Inc.
SY89538L
October 2005
M9999-101105-B
hbwhelp@micrel.com
or (408) 955-1690
19
Figure 6 shows the open and closed loop gain of the
SY89538L. The closed loop-gain plot shows that the
SY89538L when configured with the recommended
loop filter values has essentially no jitter peaking near
the -3dB point. In addition, the open loop curve shows
the frequency at which unity gain occurs for a typical
case of the SY89538L with V
CC
= 3.3V at T
A
= 25°C.
At unity gain, Figure 7 can be used to determine the
phase margin or stability of the SY89538L.
Figure 6. Open and Closed Loop Gain
at V
CC
= 3.3V, T
A
= 25°C
Figure 7. Phase Margin Plot
at V
CC
= 3.3V, T
A
= 25°C
Figure 8 illustrates the VCO frequency versus the loop
filter control voltage at 3.3V, T
A
= 25°C. The normal
loop filter control voltage is -300mV to +300mV.
Figure 9 illustrates the VCO gain curve at V
CC
= 3.3V,
T
A
= 25°C. With this set of information, determining
the loop stability with other sets of loop filter
configurations is possible.
Figure 8. Loop Filter Control Voltage vs.
Frequency at 3.3V, T
A
= 25°C
Figure 9. Frequency vs.
Loop Filter Control Voltage at 3.3V, T
A
= 25°C
Input Interface
RFCK and FBIN are designed to accept any
differential or single-ended input signal 300mV above
V
CC
or 300mV below GND. RFCK and FBIN should
not be left floating. Tie either the true or complement
input to GND, but not both. A logic zero is achieved by
connecting the complement input to GND with the true
input floating. For TTL input, tie a 2.5k
resistor
between the complement input and GND. LVDS, CML
and HSTL differential signals may be connected
directly to the reference inputs.
Figure 10. Simplified Input Structure
d
P
Frequency (Hz)
Frequency (Hz)
相關(guān)PDF資料
PDF描述
SY89801AMCA HP PA-8000 CLOCK SOURCE
SY89801A HP PA-8000 CLOCK SOURCE
SY89801AMC HP PA-8000 CLOCK SOURCE
SY89830UK4ITR 2.5V/3.3/5V 2.5GHz 1:4 PECL/ECL CLOCK DRIVER WITH 2:1 DIFFERENTIAL INPUT MUX
SY89830U 2.5V/3.3/5V 2.5GHz 1:4 PECL/ECL CLOCK DRIVER WITH 2:1 DIFFERENTIAL INPUT MUX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SY89538LHH 功能描述:IC SYNTHESIZR LVPECL/LVDS 64TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:Precision Edge® 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類(lèi)型:時(shí)鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱(chēng):23S08-5HPGG
SY89538LHH TR 功能描述:IC SYNTHESIZR LVPECL/LVDS 64TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:Precision Edge® 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類(lèi)型:時(shí)鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱(chēng):23S08-5HPGG
SY89538LHY 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Lead Free) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SY89538LHY TR 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Lead Free) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SY89538LHYTR 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer