- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383868 > SY88933VKITR (MICREL INC) 3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER PDF資料下載
參數(shù)資料
| 型號： | SY88933VKITR |
| 廠商： | MICREL INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 3.3V/5V 1.25Gbps PECL LOW-POWER LIMITING POST AMPLIFIER |
| 中文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PDSO10 |
| 封裝： | 3 MM, MSOP-10 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大小： | 63K |
| 代理商： | SY88933VKITR |
5
SY88933V
Micrel
DETAILED DESCRIPTION
The SY88933V low-power limiting post amplifier operates
from a single +3.3V or +5V power supply, over temperatures
from
–
40
°
C to +85
°
C. Signals with data rates up to 1.25Gbps
and as small as 5mVp-p can be amplified. Figure 1 shows
the allowed input voltage swing. The SY88933V generates
an SD output. SD
LVL
sets the sensitivity of the input
amplitude detection.
Input Amplifier/Buffer
Figure 2 shows a simplified schematic of the SY88933V's
input stage. The high-sensitivity of the input amplifier allows
signals as small as 5mVp-p to be detected and amplified.
The input amplifier allows input signals as large as
1800mVp-p. Input signals are linearly amplified with a
typically 38dB differential voltage gain. Since it is a limiting
amplifier, the SY88933V outputs typically 1500mVp-p
voltage-limited waveforms for input signals that are greater
than 18mVp-p. Applications requiring the SY88933V to
operate with high-gain should have the upstream TIA placed
as close as possible to the SY88933V
’
s input pins to ensure
the best performance of the device.
Output Buffer
The SY88933V
’
s PECL output buffer is designed to drive
50
lines. The output buffer requires appropriate termination
for proper operation. An external 50
resistor to V
CC
–
2V
for each output pin provides this. Figure 3 shows a simplified
schematic of the output stage and includes an appropriate
termination method.
Signal-Detect
The SY88933V generates a chatter-free SD open-collector
TTL output with internal 6.75k
pullup resistor as shown in
Figure 4. SD is used to determine that the input amplitude
is large enough to be considered a valid input. SD asserts
high if the input amplitude rises above the threshold set by
SD
LVL
and deasserts low otherwise. SD can be fed back to
the enable (EN) input to maintain output stability under a
loss of signal condition. EN deasserts the true output signal
without removing the input signals. Typically 4.6dB SD
hysteresis is provided to prevent chattering.
Signal-Detect Level Set
A programmable SD level set pin (SD
LVL
) sets the
threshold of the input amplitude detection. Connecting an
external resistor between V
CC
and SD
LVL
sets the voltage
at SD
LVL
. This voltages ranges from V
CC
to V
REF
. The
external resistor creates a voltage divider between V
CC
and
V
REF
as shown in Figure 5. If desired, an appropriate
external voltage may be applied rather than using a resistor.
The smaller the external resistor, implying a smaller voltage
difference from SD
LVL
to V
CC
, the smaller the SD sensitivity.
Hence, larger input amplitude is required to assert SD.
“
Typical Operating Characteristics
”
shows the relationship
between the input amplitude detection sensitivity and the
SD
LVL
voltage.
Hysteresis
The SY88933V provides typically 4.6dB SD electrical
hysteresis. By definition, a power ratio measured in dB is
10log(power ratio). Power is calculated as V
2IN
/R for an
electrical signal. Hence the same ratio can be stated as
20log(voltage ratio). While in linear mode, the electrical
voltage input changes linearly with the optical power and
hence the ratios change linearly. Therefore, the optical
hysteresis in dB is half the electrical hysteresis in dB given
in the datasheet. The SY88933V provides typically 2.3dB
SD optical hysteresis. As the SY88933V is an electrical
device, this datasheet refers to hysteresis in electrical terms.
With 6dB SD hysteresis, a voltage factor of two is required
to assert or deassert SD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY89295UMI | 2.5V / 3.3V 1.5 GHZ PRECISION LVPECL PROGRAMMABLE DELAY |
| SY89295UMITR | 2.5V / 3.3V 1.5 GHZ PRECISION LVPECL PROGRAMMABLE DELAY |
| SY89295UTI | 2.5V / 3.3V 1.5 GHZ PRECISION LVPECL PROGRAMMABLE DELAY |
| SY89295UTITR | 2.5V / 3.3V 1.5 GHZ PRECISION LVPECL PROGRAMMABLE DELAY |
| SY89295U | 2.5V / 3.3V 1.5 GHZ PRECISION LVPECL PROGRAMMABLE DELAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY88943V | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:5V/3.3V 2.5Gbps LIMITING POST AMPLIFIER WITH SIGNAL DETECT |
| SY88943V_05 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:5V/3.3V 2.5Gbps LIMITING POST AMPLIFIER WITH SIGNAL DETECT |
| SY88943VKC | 功能描述:IC AMP POST LIMIT 5V/3.3V 10MSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:60 系列:- 類型:可變增益放大器 應用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤 |
| SY88943VKC TR | 功能描述:IC AMP POST LIMIT 5V/3.3V 10MSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:60 系列:- 類型:可變增益放大器 應用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤 |
| SY88943VKCTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:5V/3.3V 2.5Gbps LIMITING POST AMPLIFIER WITH SIGNAL DETECT |
發(fā)布緊急采購，3分鐘左右您將得到回復。