- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383866 > SY605 (Micrel Semiconductor,Inc.) 125MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER PDF資料下載
參數(shù)資料
| 型號： | SY605 |
| 廠商： | Micrel Semiconductor,Inc. |
| 英文描述： | 125MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER |
| 中文描述： | 125MHz的寫可編程定時EDGE的游標 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 79K |
| 代理商： | SY605 |
2
SY605
Micrel
FUNCTIONAL DESCRIPTION
The output pulse generation cycle begins with the arrival of
TRIG shown in
Figure 1
. The DAC values are latched by the
rising edge of WRITE. Then, when TRIG transitions to a high
and CE is low the linear ramp is initiated.
Figure 1.
D0 – D7
Data input pins (ECL compatible). On the falling edge of
WRITE, D0 - D7 are latched into the DAC input register. D0
is the LSB. These inputs specify the amount of delay from the
rising edge of TRIG to the output pulse.
WRITE, WRITE
Differential write inputs (ECL compatible). These inputs
control the parallel data input latch. When WRITE is a logical
one, the data latch is transparent. Data is latched on the falling
edge of WRITE. A single-ended write may be used by
connecting WRITE to V
BB
.
CE
Chip enable input (ECL compatible). CE must be a logical
zero on the rising edge of TRIG to enable the device to
respond to the trigger. If CE is floating, the trigger will always
be enabled.
TRIG, TRIG
Differential trigger inputs (ECL compatible). The rising edge
of TRIG is used to trigger the delay cycle if CE is a logical zero.
If CE is a logical one, no operation occurs. It is recommended
that triggering be performed with differential inputs.
PIN DESCRIPTION
OUT, OUT
Differential outputs (ECL compatible).
IEXT
Current reference pin. The amount of current sourced into this
pin determines the span of output delay. The voltage at IEXT
is typically
–
1.25V.
COMP1, COMP2
Compensation pins. A 0.1
μ
F ceramic capacitor must be
connected between COMP1 and V
EE0,
and COMP2 and V
EE0
(see Figure 3).
V
EE
Device power. All V
EE
pins must be connected.
V
CC
Device ground. All V
CC
pins must be connected together.
V
BB
A
–
1.36V (typical) output.
When the ramp level reaches that of the DAC, the
comparator initiates the pulse generator to produce an output
pulse resets the ramp and the cycle is ready to begin again.
CE
TRIG
OUT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY605JC | 125MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER |
| SY605JCTR | 125MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER |
| SY69754AL | 3.3V, 622Mbps Clock and Data Recovery |
| SY69754ALHG | 3.3V, 622Mbps Clock and Data Recovery |
| SY69754ALHGTR | 3.3V, 622Mbps Clock and Data Recovery |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY605JC | 功能描述:IC DELAY LINE 255TAP 28-PLCC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:- 標準包裝:2,500 系列:- 標片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY605JC TR | 功能描述:IC DELAY LINE 255TAP 28-PLCC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:- 標準包裝:2,500 系列:- 標片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY605JCTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:125MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER |
| SY605JZ | 功能描述:IC DELAY LINE 255TAP 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:- 標準包裝:2,500 系列:- 標片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY605JZ TR | 功能描述:IC DELAY LINE 255TAP 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:- 標準包裝:2,500 系列:- 標片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。