參數(shù)資料
型號(hào): SY58040UMYTR
廠商: MICREL INC
元件分類: 運(yùn)動(dòng)控制電子
英文描述: ULTRA PRECISION 4 X 4 CML SWITCH WITH INTERNAL I/O TERMINATION
中文描述: QUAD 4-CHANNEL, CROSS POINT SWITCH, QCC44
封裝: 7 X 7 MM, LEAD FREE, MLF-44
文件頁數(shù): 6/11頁
文件大?。?/td> 120K
代理商: SY58040UMYTR
6
SY58040U
Micrel
M9999-072904
hbwhelp@micrel.com or (408) 955-1690
V
CC
= 2.5V
±
5% or 3.3V
±
10%; T
A
=
40
°
C to +85
°
C, R
L
= 100
across each output pair, unless otherwise stated.
Symbol
Parameter
Condition
Min
Typ
Max
Units
f
MAX
Maximum Operating Frequency
NRZ data
5
Gbps
V
OUT
200mV
IN-to-Q
Clock
3
GHz
t
pd
Differential Propagation Delay
150
225
350
ps
CONFIG-to-Q
500
ps
t
pd
Tempco
Differential Propagation Delay
Temperature Coefficient
225
fs/
°
C
t
S
Set-Up Time
SIN-to-LOAD
800
ps
SOUT-to-LOAD
800
ps
LOAD-to-CONFIG
800
ps
CONFIG-to-LOAD
950
ps
t
H
Hold Time
LOAD-to-SIN, LOAD-to-SOUT
800
ps
t
SKEW
Output-to-Output Skew
Note 9
25
ps
Part-to-Part Skew
Note 10
150
ps
t
JITTER
Data
Random Jitter (RJ)
Note 11
1
ps
rms
ps
pp
ps
rms
ps
pp
ps
rms
ps
Deterministic Jitter (DJ)
Note 12
10
Clock
Cycle-to-Cycle Jitter
Note 13
1
Total Jitter (TJ)
Note 14
10
Crosstalk-induced Jitter
Note 15
0.7
t
r
, t
f
Output Rise/Fall Time
At full output swing, 20% to 80%.
20
40
60
Notes:
8. High-frequency AC-parameters are guaranteed by design and characterization.
9. Output-to-output skew is measured between two different outputs under identical input transitions.
10. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the
respective inputs
11. Random jitter is measured with a K28.7 character pattern, measured at <f
MAX
.
12. Deterministic jitter is measured at 2.5Gbps/3.2Gbps, with both K28.5 and 2
23
1 PRBS pattern.
13. Cycle-to-cycle jitter definition: the variation of periods between adjacent cycles, T
n
T
n-1
where T is the time between rising
edges of the output signal.
14. Total jitter definition: with an ideal clock input of frequency <f
MAX
, no more than one output edge in 10
12
output edges will deviate by more than the
specified peak-to-peak jitter value.
15. Crosstalk induced jitter is defined as the added jitter that results from signals applied to two adjacent channels. It is measured at the output while
applying two similar differential clock frequencies that are asynchronous with respect to each other at the inputs.
AC ELECTRICAL CHARACTERISTICS
(8)
相關(guān)PDF資料
PDF描述
SY604 125MHz TRIGGER PROGRAMMABLE TIMING EDGE VERNIER
SY604JC 125MHz TRIGGER PROGRAMMABLE TIMING EDGE VERNIER
SY604JCTR 125MHz TRIGGER PROGRAMMABLE TIMING EDGE VERNIER
SY605 125MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER
SY605JC 125MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SY58051AUMG 功能描述:Configurable Multiple Function Configurable 1 Circuit 2 Input 16-QFN (3x3) 制造商:microchip technology 系列:SY58 包裝:管件 零件狀態(tài):有效 邏輯類型:可配置多功能 電路數(shù):1 輸入數(shù):2 施密特觸發(fā)器輸入:無 輸出類型:差分 電流 - 輸出高,低:- 電壓 - 電源:2.5 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤 供應(yīng)商器件封裝:16-QFN(3x3) 標(biāo)準(zhǔn)包裝:100
SY58051U 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Ultra-Precision CML AnyGate ? with Internal Input and Output Termination
SY58051U_11 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Ultra-Precision CML AnyGate ? with Internal Input and Output Termination
SY58051UMG 功能描述:邏輯門 10Gbps CML AnyGate (I Temp, Green) RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SY58051UMG TR 功能描述:邏輯門 10Gbps CML AnyGate (I Temp, Green) RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel