- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299946 > STW5094 (STMICROELECTRONICS) SERIAL INPUT LOADING, 18-BIT DAC, PBGA36 PDF資料下載
參數(shù)資料
| 型號： | STW5094 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 18-BIT DAC, PBGA36 |
| 封裝： | 6 X 6 X 1.2 MM, TFBGA-36 |
| 文件頁數(shù)： | 37/37頁 |
| 文件大?。?/td> | 447K |
| 代理商： | STW5094 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁
9/37
STw5094
II.11 Audio Data Interface (I2S I
F):
The I2S I
F is used to receive the Left and Right channel Audio data (see Fig. 4 and 5). The interface is I2S
compatible and can be configured in other different modes writing CR16.
When the I2S I
F is active (Audio mode) the Master Clock of the device is OCK. The frequency of OCK is 256
times the sampling frequency (LRCK frequency) when the sampling frequency is between 16kHz and 48kHz
(LAY(1) =0 in CR6), and 512 times when the sampling frequency is between 8kHz and 12kHz (LAY = 10 in
CR6). The polarity of OCK can be selected.
SCK frequency is 32 times the LRCK one in case of 16bit Data word and 64 times in case of 18bit to 24bit Data
word. Left channel data are always received first, the polarity of LRCK can be selected.
The first 35 Data frames after power up are discarded while the interpolation filters data memory is cleared.
II.12 Control Interface (I2C I
F):
The I2C I
F is used to program the device by writing and reading the control registers (see Fig 6 and 7). The
interface is I2C bus compatible, being the STw5094 a Slave device. SDA is the bidirectional open-drain data pin
and SCL is the input clock pin. The Device Address is E2 hex. for writing and E3 hex. for reading.
The interface has an internal address register that keeps the current address of the control register to be read
or written. At each write access of the interface the address register is loaded with the data of the register
address field. The value in the address register is increased after each data byte read or write. It is possible to
access the interface in 2 modes: single-byte mode in which the address and data of a single register are
specified, and multi-byte mode in which the address of the first register to be written or read is specified and all
the following bytes exchanged are the data of successive address registers starting from the one specified (in
multi-byte mode the internal address counter restart from register 0 after the last register 18). Using the
multi-byte mode it is possible to write or read all the registers with a single access to the device on the I2C bus.
The Control interface can be used both in power-up and power-down state.
II.13 Master Clock in FM mode and Tone Only modes:
In FM mode and in Tone Only mode the Master Clock of the device can be selected to be AUXCLK, MCLK or
OCK writing bits CFM in CR18. The Auxiliary clock AUXCLK can be used when the Audio mode clock OCK
and the Voice mode clock MCLK are not available. AUXCLK and MCLK frequency selection is done with bits
F in CR0.
II.14 REMOCON function:
The REMOCON (Remote Control) function can be used to detect the status of an headset button. The
REMOCON function is enabled by setting bit REN in CR17. If enabled, this function is active also when the
STw5094 is in power-down state.
A High level at REMIN input is detected as a non pressed button, while a low level is detected as a pressed
button. The "Pressed Button" information can be treated in 2 ways depending on bit RLM in CR17:
- if RLM = 0 (Transparent mode) the information at REMIN is seen at REMOUT after a debounce time of 50ms
maximum;
- if RLM = 1 (Latched Mode) the information stored in bit RDL in CR17 is seen at REMOUT. RDL is set after a
debounce time of 50ms maximum when a low level at REMIN is detected. RDL is reset with power on
initialization and can also be reset writing 0 in bit RDL.
The REMOUT output polarity can be inverted setting bit ROI in CR17: the pressed button information is
presented at REMOUT output as a logic 1 if bit ROI = 0. If ROI = 1 the polarity is inverted.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STZ6.8NT146 | 6.8 V, 0.2 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| SU-A3DCNDG-FREQ | LVDS HF VCXO |
| SU-A3DCNDH-FREQ | LVDS HF VCXO |
| SU-A3DCXXX | LVDS HF VCXO |
| SV5415US | 3 A, SILICON, RECTIFIER DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STW5094A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec |
| STW5094A_05 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec |
| STW5094AD | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec |
| STW5094AD/LF | 功能描述:音頻 DSP 18B Lo Pwr async stereo audio DAC RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| STW5094ADEMO | 制造商:STMicroelectronics 功能描述:5962F8974902VXA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。