參數(shù)資料
型號(hào): STLC61256
廠商: 意法半導(dǎo)體
英文描述: ADSL Central Office (CO) Chipset: STLC61256/55 + STLC60454 + STLC60243
中文描述: ADSL局端(CO)的芯片組:STLC61256/55 STLC60454用于STLC60243用于
文件頁數(shù): 3/8頁
文件大?。?/td> 100K
代理商: STLC61256
3/8
STLC61255
June 2004
This is preliminary information on a new product foreseen to be developed. Details are subject to change without notice.
4
MAIN FEATURES
Support for 12 independent ports.
Low power consumption
Category II Functionality: Trellis coding and
Echo cancellation
Flexible bin assignment: Supports ADSL over
POTS, ADSL over ISDN, all digital loop and
overlapping spectra.
TC layer supporting: ATM TC
No external memory needed for Interleave
memory nor modem SW
No real time requirements from the controller
Each modem can be different phase (startup/
Showtime) independently of other modems
Package: PBGA676 27x27mm
0.13um CMOS technology
1.2V core logic supply (3.3V for I/O)
-40oC to +85oC operation
5
The STLC61255 twelve channels ADSL Transceiver
is the key component for Asymmetrical Digital Sub-
scriber Line (ADSL) Central Office modem imple-
mentation. The highly integrated device supports
category II ADSL functionalities, including trellis cod-
ing and echo cancellation. The device embodies 6 in-
dependent dual transceivers optimized for Central
Office operation, with bit rates of up to 3.0 Mbps up-
DESCRIPTION
stream and 24 Mbps downstream. This device is ide-
al for power and area sensitive Central Office
equipment, providing highest performance and den-
sity while meeting all telecom grade equipment re-
quirements. The STLC61255 is designed for minimal
host controller intervention during runtime operation.
Combining this feature with additional management
interfaces such as the serial host interface and the In-
band Utopia management interface provides many
alternatives for designs that significantly reduce op-
eration complexity and cost. Cost saving can be
achieved by using a singe low-cost controller to sup-
port high-density line-cards, saving the need for on-
board flash memory or even the entire host proces-
sor environment. The STLC61255 host interface pro-
vides a full sup-port of the ADSL MIB, and a rich set
of statistic information and programmable fault
alarms.
DATA BRIEF
12 CHANNEL DMT ADSL DATA PUMP
Figure 1. Package
Table 1. Order Codes
Part Number
STLC61255
Package
PBGA676
PBGA676 (27 x 27mm)
相關(guān)PDF資料
PDF描述
STM1645-30 RF POWER MODULE SATELLITE COMMUNICATION APPLICATIONS
STM51004A 1300 nm Laser in Receptacle Package, Medium Power
STM51004G 1300 nm Laser in Receptacle Package, Medium Power
STM51004X 1300 nm Laser in Receptacle Package, Medium Power
STM51005A 1300 nm Laser in Receptacle Package, Medium Power
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STLC7545CFN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM CIRCUIT|ANALOG FRONT END|CMOS|LDCC|44PIN|PLASTIC
STLC7545TQFP4Y 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM CIRCUIT|ANALOG FRONT END|CMOS|QFP|44PIN|PLASTIC
STLC7545XV1312X 制造商:STMicroelectronics 功能描述:
STLC7546CFN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM CIRCUIT|ANALOG FRONT END|CMOS|LDCC|28PIN|PLASTIC
STLC7546TQFP4Y 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM CIRCUIT|ANALOG FRONT END|CMOS|QFP|44PIN|PLASTIC