TABLE 9: “ECP MODE” SIGNAL DESCRIPTION S" />
參數(shù)資料
型號: ST78C36CJ44TR-F
廠商: Exar Corporation
文件頁數(shù): 9/27頁
文件大?。?/td> 0K
描述: IC UART FIFO 16B 44PLCC
標準包裝: 500
特點: *
FIFO's: 16 字節(jié)
規(guī)程: 打印機
電源電壓: 5V
帶并行端口:
安裝類型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應商設備封裝: 44-PLCC(16.59x16.59)
包裝: 帶卷 (TR)
TABLE 9: “ECP MODE” SIGNAL DESCRIPTION
SIGNAL NAME SIGNAL TYPE ECP MODE NAME
DESCRIPTION
-STROBE
O
HostClk
Used with PeriphAck to transfer data or address information in the for-
ward direction.
-AUTOFD
O
HostAck
Provides Command / Data status in the forward direction. Used with
PeriphClk to transfer data in the reverse direction.
-SLCTIN
O
1284Active
Set high when host is in a 1284 transfer mode.
INIT
O
-ReverseReq
Driven low to put the channel in reverse direction.
-ACK
I
PeriphClk
Used with HostAck to transfer data in the reverse direction.
BUSY
I
PeriphAck
Used with HostClk to transfer data or address information in the forward
direction. Provides Command / Data status in the reverse direction.
PE
I
-AckReverse
Driven low to acknowledge ReverseRequest.
SLCT
I
Xflag
Extensibility flag.
-ERROR
I
-PeriphReq
Set low by peripheral to indicate that reverse dat is available.
PD0-PD7
I/O
D0-D7
Bi-directional data lines.
ST78C36/36A
17
REV. 5.1.0
ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
5.3
ECP Mode Forward Data and Command Transfer Cycle
Host places data on the data lines and indicates a data cycle by setting HostAck high.
Host asserts HostClk low to indicate valid data.
Peripheral acknowledge host by setting PeriphAck high.
Host sets HostClk high. This is the edge that should be used to clock the data in to the peripheral.
Peripheral sets PeriphAck low to indicate that it is ready for the next byte.
The cycle repeats, but this time it is command cycle because HostAck is low.
5.4
ECP Mode Reverse Data and Command Transfer Cycle
The Host requests a reverse channel transfer by setting -ReverseReq low.
The peripheral signals that it is okay to proceed by setting -AckReverse low.
The peripheral places data on the data lines and indicates a data cycle by setting PeriphAck high.
Peripheral asserts PeriphClk low to indicate valid data.
Host acknowledges by setting HostAck high.
Peripheral sets PeriphClk high. This is the edge that should be used to clock the data in to the host.
Host sets HostAck low to indicate that it is ready for the next byte.
The cycle repeats, but this time it is a Command cycle because PeriphAck is low.
相關PDF資料
PDF描述
XR16L2550IMTR-F IC UART FIFO 16B DUAL 48TQFP
XR16M780IL32-F IC UART FIFO 64B 32QFN
XR68M752IL32TR-F IC UART FIFO 64B DUAL 32QFN
ATMEGA168-15AT MCU AVR 16K FLASH 15MHZ 32-TQFP
ST16C450CQ48TR-F IC UART SINGLE 48TQFP
相關代理商/技術參數(shù)
參數(shù)描述
ST78C36CQ-0A-EVB 功能描述:界面開發(fā)工具 Supports 78C36 64 ld TQFP, ISA Interface RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
ST78C36CQ64 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述:
ST78C36CQ64-F 功能描述:接口 - 專用 UART RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59
ST78L05 制造商:SEMTECH_ELEC 制造商全稱:SEMTECH ELECTRONICS LTD. 功能描述:3-Terminal positive voltage regulator
ST78L05U 制造商:SEMTECH_ELEC 制造商全稱:SEMTECH ELECTRONICS LTD. 功能描述:3-Terminal Positive Voltage Regulator