參數(shù)資料
型號: ST52502LF3
英文描述: MAX 3000A CPLD 512 MC 256-FBGA
中文描述: 8位紅外驅(qū)動重癥監(jiān)護(hù)病房。定時器/脈寬調(diào)制。 I2C總線。的SPI。脊髓損傷。低電壓
文件頁數(shù): 101/106頁
文件大小: 1355K
代理商: ST52502LF3
94/106
START=1). An interrupt is generated if
ITE=1. It is cleared by software reading
I2C_SR1 register followed by writing the
address byte in I2C_OUT register. It is also
cleared by hardware when the interface is
disabled (PE=0).
0: No Start condition
1: Start condition generated
I2C Status Register 2 (I2C_SR2)
Input Register 8 (08h) Read only
Reset Value: 0000 0000 (00h)
Bit 7-5: Reserved.
Bit 4: AF
Acknowledge failure.
This bit is set by hardware when an
acknowledge is returned. An interrupt is
generated if ITE=1. It is cleared by software
reading the I2C_SR2 register or by hardware
when the interface is disabled (PE=0).
The SCL line is not held low while AF=1.
0: No acknowledge failure
1: Acknowledge failure
Bit 3: STOPF
Stop detection (Slave mode).
This bit is set by hardware when a Stop
condition is detected on the bus after an
acknowledge (if ACK=1). An interrupt is
generated if ITE=1. It is cleared by software
reading I2C_SR2 register or by hardware
when the interface is disabled (PE=0).
The SCL line is not held low while STOPF=1.
0: No Stop condition detected
1: Stop condition detected
Bit 2: ARLO
Arbitration lost.
This bit is set by hardware when the interface
loses the arbitration of the bus to another
master. An interrupt is generated if ITE=1. It
is cleared by software reading I2C_SR2
register or by hardware when the interface is
disabled (PE=0).
After an ARLO event the interface switches
back automatically to Slave mode (M/SL=0).
The SCL line is not held low while ARLO=1.
0: No arbitration lost detected
1: Arbitration lost detected
Bit 1: BERR
Bus error.
This bit is set by hardware when the interface
detects a misplaced Start or Stop condition.
An interrupt is generated if ITE=1. It is
cleared
by
software
reading
I2C_SR2
register or by hardware when the interface is
disabled (PE=0).
The SCL line is not held low while BERR=1.
0: No misplaced Start or Stop condition
1: Misplaced Start or Stop condition
Bit 0: GCAL
General Call (Slave mode).
This bit is set by hardware when a general
call address is detected on the bus while
ENGC=1. It is cleared by hardware detecting
a Stop condition (STOPF=1) or when the
interface is disabled (PE=0).
0: No general call address detected on bus
1: general call address detected on bus
13.5.3 I2C Interface Output Registers.
I2C Data Output Register (I2C_OUT)
Output Register 6 (06h) Read only
Reset Value: 0000 0000 (00h)
bit 7-0: I2CDO7-I2CDO0 Data to be transmitted.
These bits contain the byte to be transmitted in the
bus in Transmitter mode: Byte transmission start
automatically when the software writes in the
I2C_OUT register.
70
-
AF
STOPF
ARLO
BERR
GCAL
70
I2CDO7 I2CDO6 I2CDO5 I2CDO4 I2CDO3 I2CDO2 I2CDO1 I2CDO0
相關(guān)PDF資料
PDF描述
ST52513F3 MAX 7000 CPLD 128 MC 144-TQFP
ST52513G2 MAX 7000 CPLD 512 MC 256-BGA
ST52513G3 MAX 7000 CPLD 512 MC 256-FBGA
ST52513K2 MAX 3000A CPLD 32 MC 44-PLCC
ST52513K3 MAX 3000A CPLD 64 MC 100-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST52502LG1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE
ST52502LG2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE
ST52502LG3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE
ST52502LK1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE
ST52502LK2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE