參數(shù)資料
型號(hào)： ST16C554DIJ68
廠商： STARTECH SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： Plug-In Relay; Contacts:DPDT; Contact Carry Current:15A; Coil Voltage AC Max:120V; Relay Mounting:Plug-In; Relay Terminals:Quick Connect; Coil Resistance:4430ohm RoHS Compliant: Yes
中文描述： 4 CHANNEL(S), 448K bps, SERIAL COMM CONTROLLER, PQCC68
文件頁(yè)數(shù)： 8/40頁(yè)
文件大小： 518K
代理商： ST16C554DIJ68
ST16C554/554D/68C554
8
Rev. 3.10
SYMBOL DESCRIPTION
Symbol
Pin
Signal
type
Pin Description
68
64
-RESET
RESET
37
27
I
Reset. - In the 16 mode a logic 1 on this pin will reset the
internal registers and all the outputs. The UART transmitter
output and the receiver input will be disabled during reset
time. (See ST16C554D External Reset Conditions for ini-
tialization details.) When 16/-68 is a logic 0 (68 mode), this
pin functions similarly but, as an inverted reset interface
signal, -RESET.
-R/W
18
-
I
Read/Write Strobe (active low) - This function is associated
with the 68 mode only. This pin provides the combined
functions for Read or Write strobes. A logic 1 to 0 transition
transfers the contents of the CPU data bus (D0-D7) to the
register selected by -CS and A0-A4. Similarly a logic 0 to 1
transition places the contents of a 554D register selected by
-CS and A0-A4 on the data bus, D0-D7, for transfer to an
external CPU.
-RXRDY
38
-
O
Receive Ready (active low) - This function is associated
with 68 pin packages only. -RXRDY contains the wire OR-
ed status of all four receive channel FIFOs, RXRDY A-D.
A logic 0 indicates receive data ready status, i.e. the RHR
is full or the FIFO has one or more RX characters available
for unloading. This pin goes to a logic 1 when the FIFO/RHR
is full or when there are no more characters available in
either the FIFO or RHR. For 64/68 pin packages, individual
channel RX status is read by examining individual internal
registers via -CS and A0-A4 pin functions.
-TXRDY
39
-
O
Transmit Ready (active low) - This function is associated
with 68 pin package only. -TXRDY contains the wire OR-
ed status of all four transmit channel FIFOs, TXRDY A-D.
A logic 0 indicates a buffer ready status, i.e., at least one
location is empty and available in one of the TX channels (A-
D). This pin goes to a logic 1 when all four channels have no
more empty locations in the TX FIFO or THR.
VCC
VCC
13
4,21
35,52
47,64
I
Power supply inputs.
相關(guān)PDF資料
PDF描述
ST16C554DIQ64 QUAD UART WITH 16-BYTE FIFOS
ST16C554CQ64 Linear Voltage Regulator IC; Output Current Max:350mA; Supply Voltage Max:6V; Package/Case:8-TSSOP; Current Rating:350mA; Leaded Process Compatible:No; Output Voltage Max:2.8V; Peak Reflow Compatible (260 C):No
ST16C554DCQ64 QUAD UART WITH 16-BYTE FIFOS
ST16C554 Quad UART with 16-Byte FIFO(四通用異步接收器/發(fā)送器（帶16字節(jié)的先進(jìn)先出）)
ST16C554D Quad UART with 16-Byte FIFO(四通用異步接收器/發(fā)送器（帶16字節(jié)的先進(jìn)先出）)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C554DIJ68-F 功能描述:UART 接口集成電路 2.97V-5.5V 16B FIFO temp -45 to 85C;UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C554DIJ68TR-F 功能描述:UART 接口集成電路 QUAD UART W/16 BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C554DIQ64 制造商:Exar Corporation 功能描述:QUAD UART W/16 BYTE FIFO
ST16C554DIQ64-F 功能描述:UART 接口集成電路 2.97V-5.5V 16B FIFO temp -45 to 85C;UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C554DIQ64TR-F 功能描述:UART 接口集成電路 QUAD UART W/16 BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*