REV. 4.0.1 2.97V TO 5.5V DUART 5 Pin type: I=Input, O=Output, IO= Input/output, OD=Output Open Drain. 1.0 PRODUCT DESCRIPTION The " />
參數(shù)資料
型號(hào): ST16C2450IQ48-F
廠商: Exar Corporation
文件頁(yè)數(shù): 26/30頁(yè)
文件大?。?/td> 0K
描述: IC UART FIFO DUAL 48TQFP
標(biāo)準(zhǔn)包裝: 250
特點(diǎn): *
通道數(shù): 2,DUART
FIFO's: 1 字節(jié)
規(guī)程: RS232
電源電壓: 2.97 V ~ 5.5 V
帶故障啟動(dòng)位檢測(cè)功能:
帶調(diào)制解調(diào)器控制功能:
安裝類型: 表面貼裝
封裝/外殼: 48-TQFP
供應(yīng)商設(shè)備封裝: 48-TQFP(7x7)
包裝: 托盤
其它名稱: 1016-1670
ST16C2450IQ48-F-ND
xr
ST16C2450
REV. 4.0.1
2.97V TO 5.5V DUART
5
Pin type: I=Input, O=Output, IO= Input/output, OD=Output Open Drain.
1.0 PRODUCT DESCRIPTION
The ST16C2450 (2450) integrates the functions of two 16C450 Universal Asynchrounous Receiver and
Transmitter (UART). Each UART is independently controlled having its own set of device configuration
registers. The 2450 provides serial asynchronous receive data synchronization, parallel-to-serial and serial-to-
parallel data conversions for both the transmitter and receiver sections. These functions are necessary for
converting the serial data stream into parallel data that is required with digital data systems. Synchronization
for the serial data stream is accomplished by adding start and stops bits to the transmit data to form a data
character (character orientated protocol). Data integrity is ensured by attaching a parity bit to the data
character. The parity bit is checked by the receiver for any transmission bit errors. The electronic circuitry to
provide all these functions is fairly complex especially when manufactured on a single integrated silicon chip.
The 2450 represents such an integration with greatly enhanced features. The 2450 is fabricated with an
advanced CMOS process. The 2450 is capable of operation up to 1.5 Mbps with a 24 MHz clock. With a crystal
or external clock input of 14.7456 MHz the user can select data rates up to 921.6 Kbps.
2.0 FUNCTIONAL DESCRIPTIONS
2.1
CPU Interface
The CPU interface is 8 data bits wide with 3 address lines and control signals to execute data bus read and
write transactions. The 2450 data interface supports the Intel compatible types of CPUs and it is compatible to
the industry standard 16C450 UART. No clock (oscillator nor external clock) is required to operate a data bus
transaction. Each bus cycle is asynchronous using CS#, IOR# and IOW# signals. Both UART channels share
the same data bus for host operations. The data bus interconnections are shown in Figure 3.
ANCILLARY SIGNALS
XTAL1
18
13
I
Crystal or external clock input.
XTAL2
19
14
O
Crystal or buffered clock output.
RESET
39
36
I
Reset (active high) - A longer than 40 ns logic 1 pulse on this pin will
reset the internal registers and all outputs. The UART transmitter output
will be held at logic 1, the receiver input will be ignored and outputs are
reset during reset period.
VCC
44
42
Pwr
2.97V to 5.5V power supply. All inputs are 5V tolerant for devices with
top marking of "A2 YYWW" and newer.
GND
22
17
Pwr
Power supply common, ground.
N.C.
1, 12, 23,
34
6, 12, 18,
24, 25, 31,
37, 43
-
No Connection. These pins are open, but typically, should be con-
nected to GND for good design practice.
Pin Description
NAME
44-PLCC
PIN #
48-TQFP
PIN #
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
MAX7314AEG+T IC I/O EXPANDER I2C 16B 24QSOP
ST16C550IQ48-F IC UART FIFO 16B SGL 48TQFP
MAX7318AWG+T IC PORT EXPANDER 16BIT 24SOIC
XR20M1170IL24-F IC UART FIFO I2C/SPI 64B 24QFN
MAX7318AAG+T IC I/O EXPANDER I2C 16B 24SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C2450IQ48TR-F 制造商:Exar Corporation 功能描述:UART 2-CH 1Byte FIFO 3.3V/5V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:ST16C2450IQ48TR-F
ST16C2451 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V DUART
ST16C2550 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V DUART WITH 16-BYTE FIFO
ST16C2550_04 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V DUART WITH 16-BYTE FIFO
ST16C2550CJ-0A-EB 功能描述:界面開(kāi)發(fā)工具 Supports C2550 44 ld PLCC, ISA Interface RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V