- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383836 > ST16C1550IJ28 (EXAR CORP) 2.97V TO 5.5V UART WITH 16-BYTE FIFO PDF資料下載
參數(shù)資料
| 型號： | ST16C1550IJ28 |
| 廠商： | EXAR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2.97V TO 5.5V UART WITH 16-BYTE FIFO |
| 中文描述： | 1 CHANNEL(S), 1.5M bps, SERIAL COMM CONTROLLER, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 5/37頁 |
| 文件大小： | 428K |
| 代理商： | ST16C1550IJ28 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
á
REV. 4.2.0
ST16C1550/51
2.97V TO 5.5V UART WITH 16-BYTE FIFO
5
PIN DESCRIPTIONS
N
AME
28-P
IN
PDIP
(1550)
28-P
IN
PDIP
(1551)
28-P
IN
PLCC
(1550)
28-P
IN
PLCC
(1551)
48-P
IN
TQFP
T
YPE
D
ESCRIPTION
DATA BUS INTERFACE
A0
A1
A2
21
20
19
21
20
19
21
20
19
21
20
19
30
28
27
I
Address data lines [2:0]. A2:A0 selects internal UART’s
configuration registers.
D0
D1
D2
D3
D4
D5
D6
D7
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
43
45
46
47
3
4
5
6
I/O
Data bus lines [7:0] (bidirectional).
IOR#
16
15
16
15
20
I
Input/Output Read (active low). The falling edge instigates
an internal read cycle and retrieves the data byte from an
internal register pointed by the address lines [A2:A0], places
it on the data bus to allow the host processor to read it on
the leading edge.
IOW#
14
13
14
13
17
I
the internal write cycle and the rising edge transfers the
data byte on the data bus to an internal register pointed by
the address lines [A2:A0].
CS#
11
11
11
11
9
I
Chip Select input (active low). A logic 0 on this pin selects
the ST16C155X device.
INT
18
18
18
18
23
O
Interrupt Output (three-state, active high). INT output
defaults to three-state mode and becomes active high when
MCR bit-3 is set to a logic 1. INT output becomes a logic
high level when interrupts are enabled in the interrupt
enable register (IER), and whenever the transmitter,
receiver, line and/or modem status register has an active
condition.
MODEM OR SERIAL I/O INTERFACE
TX
10
10
10
10
8
O
Transmit Data. This output is associated with individual
serial transmit channel data from the 155X. The TX signal
will be a logic 1 during reset, idle (no data), or when the
transmitter is disabled. During the local loopback mode, the
TX output pin is disabled and TX data is internally con-
nected to the UART RX input.
RX
9
9
9
9
7
I
Receive Data. This input is associated with individual serial
channel data to the 155X. Normal received data input idles
at logic 1 condition. This input must be connected to its idle
logic state, logic 1, else the receiver may report “receive
break” and/or “error” condition(s).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST16C1550IP28 | 2.97V TO 5.5V UART WITH 16-BYTE FIFO |
| ST16C1550IQ48 | 2.97V TO 5.5V UART WITH 16-BYTE FIFO |
| ST16C1551CJ28 | 2.97V TO 5.5V UART WITH 16-BYTE FIFO |
| ST16C1551CP28 | 2.97V TO 5.5V UART WITH 16-BYTE FIFO |
| ST16C1551CQ48 | 2.97V TO 5.5V UART WITH 16-BYTE FIFO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST16C1550IJ28-F | 功能描述:UART 接口集成電路 UART W/16BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| ST16C1550IJ28T | 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: |
| ST16C1550IJ28TR-F | 功能描述:UART 接口集成電路 UART W/16 BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| ST16C1550IP28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART WITH 16-BYTE FIFO |
| ST16C1550IQ48 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART WITH 16-BYTE FIFO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。