- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9768 > SSTUB32864AHLFT (IDT, Integrated Device Technology Inc)IC REGIST BUFF 25BIT DDR2 96-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | SSTUB32864AHLFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 5/12頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC REGIST BUFF 25BIT DDR2 96-BGA |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 邏輯類(lèi)型： | 1:2 可配置寄存緩沖器 |
| 電源電壓： | 1.7 V ~ 1.9 V |
| 位數(shù)： | 25，14 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 96-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 96-CABGA（13.5x5.5） |
| 包裝： | 帶卷 (TR) |
ICSSSTUB32864A
Advance Information
1166—10/05/05
2
Ball Assignments
1:2 Register A (C0 = 0, C1 = 1)
Ball Assignments
1:2 Register B (C0 = 1, C1 = 1)
A DCKE
NC
VREF
VDD
QCKEA
QCKEB
B D2
NC
GND
Q2A
Q2B
C D3
NC
VDD
Q3A
Q3B
D DODT
NC
GND
QODTA
QODTB
E D5
NC
VDD
Q5A
Q5B
F D6
NC
GND
Q6A
Q6B
G NC
RST#
VDD
C1
C0
H CK
DCS#
GND
QCSA#
QCSB#
J CK#
CSR#
VDD
ZOH
ZOL
K D8
NC
GND
Q8A
Q8B
L
D9
NC
VDD
Q9AQ9B
M D10
NC
GND
Q10A
Q10B
N D11
NC
VDD
Q11A
Q11B
P D12
NC
GND
Q12A
Q12B
R D13
NC
VDD
Q13A
Q13B
T D14
NC
VREF
VDD
Q14A
Q14B
123456
A
D1
NC
VREF
VDD
Q1A
Q1B
B
D2
NC
GND
Q2A
Q2B
C D3
NC
VDD
Q3A
Q3B
D D4
NC
GND
Q4A
Q4B
E D5
NC
VDD
Q5A
Q5B
F
D6
NC
GND
Q6A
Q6B
G NC
RST#
VDD
C1
C0
H CK
DCS#
GND
QCSA#
QCSB#
J
CK#
CSR#
VDD
ZOH
ZOL
K
D8
NC
GND
Q8A
Q8B
L
D9
NC
VDD
Q9AQ9B
M D10
NC
GND
Q10A
Q10B
N DODT
NC
VDD
QODTA
QODTB
P D12
NC
GND
Q12A
Q12B
R D13
NC
VDD
Q13A
Q13B
T
DCKE
NC
VREF
VDD
QCKEA
QCKEB
123456
General Description
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.
All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All
outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load. ICSSSTUB32864A operates
from a differential clock (CK and CK#). Data are registered at the crossing of CK going high, and CK# going low.
The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when low) to B configuration (when
high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high).
The device supports low-power standby operation. When the reset input (RST#) is low, the differential input receivers
are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when
RST# is low all registers are reset, and all outputs are forced low. The LVCMOS RST# and Cn inputs must always be
held at a valid logic high or low level. To ensure defined outputs from the register before a stable clock has been supplied,
RST# must be held in the low state during power up.
In the DDR-II RDIMM application, RST# is specified to be completely asynchronous with respect to CK and CK#.
Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared
and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when
coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers.
As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RST# until
the input receivers are fully enabled, the design of the ICSSSTUB32864A must ensure that the outputs will remain
low, thus ensuring no glitches on the output.
The device monitors both DCS# and CSR# inputs and will gate the Qn outputs from changing states when both DCS#
and CSR# inputs are high. If either DCS# or CSR# input is low, the Qn outputs will function normally. The RST input
has priority over the DCS# and CSR# control and will force the outputs low. If the DCS#-control functionality is not
desired, then the CSR# input can be hardwired to ground, in which case, the setup-time requirement for DCS# would
be the same as for the other D data inputs. Package options include 96-ball LFBGA (MO-205CC).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3535ECWI+T | IC TXRX RS485/422 28-SOIC |
| VE-2NB-IU-F4 | CONVERTER MOD DC/DC 95V 200W |
| VE-2NB-IU-F2 | CONVERTER MOD DC/DC 95V 200W |
| VE-2NB-IU-F1 | CONVERTER MOD DC/DC 95V 200W |
| V300C36M150B3 | CONVERTER MOD DC/DC 36V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSTUB32864BHLF | 功能描述:寄存器 RoHS:否 制造商:NXP Semiconductors 邏輯類(lèi)型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTUB32864BHLFT | 功能描述:寄存器 RoHS:否 制造商:NXP Semiconductors 邏輯類(lèi)型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTUB32864EC/G | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V configurable registered buffer for DDR2-800 RDIMM applications |
| SSTUB32864EC/G,518 | 功能描述:寄存器 1.8V CONFG REG RoHS:否 制造商:NXP Semiconductors 邏輯類(lèi)型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTUB32864EC/G-T | 功能描述:寄存器 1.8V CONFG REG BUF/DDR2-800 RoHS:否 制造商:NXP Semiconductors 邏輯類(lèi)型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。