1 tUI, t
參數(shù)資料
型號: SPC5200CVR400BR2
廠商: Freescale Semiconductor
文件頁數(shù): 26/72頁
文件大?。?/td> 0K
描述: IC MPU 32BIT 400MHZ 272-PBGA
標準包裝: 500
系列: MPC52xx
處理器類型: 32-位 MPC52xx PowerPC
速度: 400MHz
電壓: 1.5V
安裝類型: 表面貼裝
封裝/外殼: 272-BBGA
供應商設備封裝: 272-PBGA(27x27)
包裝: 帶卷 (TR)
MPC5200B Data Sheet, Rev. 4
32
Freescale Semiconductor
NOTES:
1 tUI, tMLI, tLI indicate sender-to-recipient or recipient-to-sender interlocks. That is, one agent (sender or recipient) is waiting for
the other agent to respond with a signal before proceeding.
tUI is an unlimited interlock that has no maximum time value.
tMLI is a limited time-out that has a defined minimum.
tLI is a limited time-out that has a defined maximum.
2 All timing parameters are measured at the connector of the drive to which the parameter applies. For example, the sender shall
stop generating STROBE edges tRFS after negation of DMARDY. STROBE and DMARDY timing measurements are taken at
the connector of the sender. Even though the sender stops generating STROBE edges, the receiver may receive additional
STROBE edges due to propagation delays. All timing measurement switching points (low to high and high to low) are taken at
1.5 V.
t AZ
10
10
10
Maximum time allowed for output drivers to release
from being asserted or negated
A8.36
tZAH
20
20
20
Minimum delay time required for output drivers to
assert or negate from released state
A8.37
t ZAD
0—0—0—
A8.38
t ENV
20
70
20
70
20
70
Envelope time—from DMACK to STOP and
HDMARDY during data out burst initiation.
A8.39
t SR
50
30
20
STROBE to DMARDY time, if DMARDY is negated
before this long after STROBE edge, the recipient
receives no more than one additional data word.
A8.40
t RFS
75
60
50
Ready-to-Final STROBE time—no STROBE edges
are sent this long after negation of DMARDY.
A8.41
t RP
160
125
100
Ready-to-Pause time—the time recipient waits to
initiate pause after negating DMARDY.
A8.42
t IORDYZ
20
20
20
Pull-up time before allowing IORDY to be released.
A8.43
t ZIORDY
0
0
0
Minimum time drive waits before driving IORDY
A8.44
t ACK
20
20
20
Setup and hold times for DMACK, before assertion or
negation.
A8.45
t SS
50
50
50
Time from STROBE edge to negation of DMARQ or
assertion of STOP, when sender terminates a burst.
A8.46
Table 29. Ultra DMA Timing Specification (continued)
Sym
MODE 0
(ns)
MODE 1
(ns)
MODE 2
(ns)
Comment
SpecID
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
FSM44DSEN CONN EDGECARD 88POS .156 EYELET
SPC5200CBV400BR2 IC MPU 32BIT 400MHZ 272-PBGA
MPC857DSLZQ50B IC MPU PWRQUICC 50MHZ 357-PBGA
FSM44DSEH CONN EDGECARD 88POS .156 EYELET
CP80C88Z IC PWM CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPC5200CVR400R2 功能描述:IC MPU 32BIT 400MHZ 272-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC52xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
SPC5200VVR266B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
SPC5293 制造商:SPC Multicomp 功能描述:D Subminiature Gender Changer Convert Fr
SPC5299 制造商:Farnell / Pro-Power 功能描述:CABLE TIE INSTALLATION TOOL 制造商:pro-power 功能描述:CABLE TIE INSTALLATION TOOL; Accessory Type:Cable Tie Tool; For Use With:2.2mm to 4.8mm Cable Ties ;RoHS Compliant: NA
SPC5300 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE BEAD CYLINDRICAL 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE SPLIT 13.05MM 200 OHM/10 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE, SPLIT, 13.05MM, 200 OHM/10 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE, SPLIT, 13.05MM, 200 OHM/100MHZ; Cable Diameter Max:13.05mm; Ferrite Mounting:Split Core; Frequency:100MHz; Frequency Range:-; Impedance:200ohm; Internal Diameter:0.52"; Package / Case:Split Ferrite Core; Series:SPC5300 ;RoHS Compliant: Yes