- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98123 > SN74LVC1G373DBVT (TEXAS INSTRUMENTS INC) LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO6 PDF資料下載
參數(shù)資料
| 型號(hào)： | SN74LVC1G373DBVT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO6 |
| 封裝： | PLASTIC, SOT-23, 6 PIN |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 578K |
| 代理商： | SN74LVC1G373DBVT |
www.ti.com
DESCRIPTION/ORDERING INFORMATION (CONTINUED)
OE
6
1
3
4
LE
D
C
D
Q
SINGLE D-TYPE LATCH
WITH 3-STATE OUPUT
SCES528C – DECEMBER 2003 – REVISED MAY 2007
OE does not affect the internal operations of the latch. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
A buffered output-enable (OE) input can be used to place the output in either a normal logic state (high or low
logic levels) or the high-impedance state. In the high-impedance state, the output neither loads nor drives the
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without interface or pullup components.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
FUNCTION TABLE
INPUTS
OUTPUT
Q
OE
LE
D
L
H
L
H
L
X
Q0
H
X
Z
LOGIC DIAGRAM (POSITIVE LOGIC)
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74LVC1G374DCKT | LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO6 |
| SN74LVC1G38YEPR | LVC/LCX/Z SERIES, 2-INPUT NAND GATE, BGA5 |
| SN74LVC1G38DCKT | LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5 |
| SN74LVC1G57YZAR | SPECIALTY LOGIC CIRCUIT, BGA6 |
| SN74LVC1G57YZPR | SPECIALTY LOGIC CIRCUIT, BGA6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LVC1G373DCKR | 功能描述:閉鎖 Sgl D-Type Latch w/ 3S Output RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| SN74LVC1G373YEPR | 功能描述:IC D-TYPE LATCH SGL 3-ST 6DSBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 鎖銷 系列:74LVC 產(chǎn)品變化通告:Product Discontinuation 09/Dec/2010 標(biāo)準(zhǔn)包裝:1,500 系列:74VCX 邏輯類型:D 型透明鎖存器 電路:8:8 輸出類型:三態(tài) 電源電壓:1.8 V ~ 3.6 V 獨(dú)立電路:2 延遲時(shí)間 - 傳輸:1.5ns 輸出電流高，低:6mA，6mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SN74LVC1G373YZPR | 功能描述:閉鎖 SnglDTypeLatch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| SN74LVC1G373YZTR | 功能描述:閉鎖 Single D-Type Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| SN74LVC1G374DBVR | 功能描述:觸發(fā)器 SnglD Type Flip Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。