- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373442 > SN54ALVTH16821WD (Texas Instruments, Inc.) 2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54ALVTH16821WD |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| 中文描述： | 2.5-V/3.3-V 20位總線接口倒裝3觸發(fā)器態(tài)輸出 |
| 文件頁(yè)數(shù)： | 8/11頁(yè) |
| 文件大?。?/td> | 196K |
| 代理商： | SN54ALVTH16821WD |
SN54ALVTH16821, SN74ALVTH16821
2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCES078E – JULY 1996 – REVISED JANUARY 1999
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, V
CC
= 2.5 V
±
0.2 V
(unless otherwise noted) (see Figure 1)
SN54ALVTH16821
MIN
SN74ALVTH16821
MIN
UNIT
MAX
MAX
fclock
tw
Clock frequency
150
150
MHz
Pulse duration, CLK high or low
1.6
1.5
ns
tsu
Setup time data before CLK
Setup time, data before CLK
↑
Data high
1.6
1.5
ns
Data low
Data high
2.1
0.4
2
th
Hold time data after CLK
Hold time, data after CLK
↑
0.3
ns
Data low
1.1
1
timing requirements over recommended operating free-air temperature range, V
CC
= 3.3 V
±
0.3 V
(unless otherwise noted) (see Figure 2)
SN54ALVTH16821
SN74ALVTH16821
UNIT
MIN
MAX
MIN
MAX
fclock
tw
Clock frequency
150
150
MHz
Pulse duration, CLK high or low
1.6
1.5
ns
tsu
Setup time data before CLK
Setup time, data before CLK
↑
Data high
1.6
1.5
ns
Data low
Data high
1.6
1.1
1.5
th
th
Hold time data after CLK
Hold time, data after CLK
↑
1
ns
Data low
1.1
1
switching characteristics over recommended operating free-air temperature range, C
L
= 30 pF,
V
CC
= 2.5 V
±
0.2 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
SN54ALVTH16821
MIN
SN74ALVTH16821
MIN
UNIT
(OUTPUT)
MAX
MAX
fmax
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
150
150
MHz
CLK
Q
1
4.2
1
4.1
ns
1
4.5
1
4.4
OE
Q
1.5
4.7
1.5
4.6
ns
1
4.2
4.6
1
4.1
4.5
OE
Q
1.5
1.5
ns
1
5
1
4.9
switching characteristics over recommended operating free-air temperature range, C
L
= 50 pF,
V
CC
= 3.3 V
±
0.3 V (unless otherwise noted) (see Figure 2)
PARAMETER
FROM
(INPUT)
TO
SN54ALVTH16821
MIN
SN74ALVTH16821
MIN
UNIT
(OUTPUT)
MAX
MAX
fmax
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
150
150
MHz
CLK
Q
1
3.6
1
3.5
ns
1
3.6
1
3.5
OE
Q
1
4.2
1
4.1
ns
1
1
3.7
4.9
1
1
3.6
4.8
OE
Q
ns
1
4.8
1
4.6
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74ALVTH16821DGG | 2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SN74ALVTH16821DGV | 2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SN54ALVTH16821 | 2.5-V/3.3-V 20-Bit Bus-Interface Flip-Flops(2.5V/3.3V 20位總線接口觸發(fā)器(三態(tài)輸出)) |
| SN54ALVTH16827 | 2.5-V/3.3-V 20-Bit Buffers/Drivers(2.5V/3.3V 20位緩沖器/驅(qū)動(dòng)器(三態(tài)輸出)) |
| SN54ALVTH16841 | 2.5-V/3.3-V 20-Bit Bus-Interface D-Type Latches(2.5V/3.3V 20位總線接口D鎖存器(三態(tài)輸出)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54AS00J | 制造商:Texas Instruments 功能描述:QUAD 2-INPUT NAND GATE - Rail/Tube |
| SN54AS04J | 制造商:Texas Instruments 功能描述:HEX INVERTER - Rail/Tube |
| SN54AS08J | 制造商:Texas Instruments 功能描述:AND Gate 4-Element 2-IN Bipolar 14-Pin CDIP Tube 制造商:Texas Instruments 功能描述:AND GATE 4-ELEM 2-IN BIPOLAR 14CDIP - Rail/Tube |
| SN54AS08W | 制造商:Texas Instruments 功能描述: |
| SN54AS1004AJ | 制造商:Texas Instruments 功能描述:Driver 6-CH Inverting Bipolar 14-Pin CDIP Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。