參數(shù)資料
型號(hào): SN54AC564
廠商: Texas Instruments, Inc.
英文描述: Octal Edge-Triggered D-type Flip-Flops With 3-State Outputs(八上升沿D觸發(fā)器(三態(tài)輸出))
中文描述: 八路邊沿觸發(fā)D型觸發(fā)器與3正反器態(tài)輸出(八上升沿?觸發(fā)器(三態(tài)輸出))
文件頁(yè)數(shù): 4/6頁(yè)
文件大小: 163K
代理商: SN54AC564
SN54AC564, SN74AC564
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCAS551A – NOVEMBER 1995 – REVISED MAY 1996
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, V
CC
= 3.3 V
±
0.3 V
(unless otherwise noted) (see Figure 1)
TA = 25
°
C
MIN
SN54AC564
MIN
SN74AC564
MIN
UNIT
MAX
MAX
MAX
tw
tsu
th
Pulse duration, CLK high or low
Setup time, data before CLK
Hold time, data after CLK
6
7.5
7
ns
2.5
4.5
3
ns
2
2.5
2
ns
timing requirements over recommended operating free-air temperature range, V
CC
= 5 V
±
0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25
°
C
MIN
4
SN54AC564
SN74AC564
UNIT
MAX
MIN
MAX
MIN
MAX
tw
tsu
th
Pulse duration, CLK high or low
Setup time, data before CLK
Hold time, data after CLK
5
5
ns
2
3.5
2.5
ns
2
2.5
2
ns
switching
V
CC
= 3.3 V
±
0.3 V (unless otherwise noted) (see Figure 1)
characteristics
over
recommended
operating
free-air
temperature
range,
PARAMETER
FROM
(INPUT)
TO
TA = 25
°
C
TYP
SN54AC564
MIN
SN74AC564
MIN
UNIT
(OUTPUT)
MIN
MAX
MAX
MAX
fmax
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
75
55
60
MHz
CLK
Q
3.5
8.1
14
1
16.5
3.5
15.5
ns
3.5
8.2
12.5
1
15
3.5
14
OE
Q
2.5
7.2
11.5
1
13
2.5
12.5
ns
3
7.7
11
1
12.5
3.5
12
OE
Q
4
2
8.6
7.3
12.5
9.5
1
1
14
4.5
2.5
13.5
10.5
ns
10.5
switching characteristics over recommended operating free-air temperature range,
V
CC
= 5 V
±
0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
TA = 25
°
C
TYP
SN54AC564
MIN
SN74AC564
MIN
UNIT
(OUTPUT)
MIN
MAX
MAX
MAX
fmax
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
95
85
85
MHz
CLK
Q
2
4.9
10.5
1.5
11.5
2
11.5
ns
2
5
9.5
1.5
10.5
2
10.5
OE
Q
2
5.1
9
1.5
9.5
2
9.5
ns
1.5
5.2
8.5
1.5
9.5
2
9.5
OE
Q
2
5.7
4.8
10.5
1.5
1.5
11.5
2
11.5
ns
1.5
8
9
1.5
9
operating characteristics, V
CC
= 5 V, T
A
= 25
°
C
PARAMETER
TEST CONDITIONS
TYP
UNIT
Cpd
Power dissipation capacitance
CL = 50 pF, f = 1 MHz
50
pF
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
相關(guān)PDF資料
PDF描述
SN54AC573 Octal D-Type Transparent Latches With 3-State Outputs(八D鎖存器(三態(tài)輸出))
SN54ACT11FK TRIPLE 3-INPUT POSITIVE-AND GATES
SN74ACT11DB Low-Voltage CMOS 16-Bit Buffer, Pb-free; Package: TSSOP-48 12.5x6.1x1.1 mm; No of Pins: 48; Container: Rail; Qty per Container: 39
SN54ACT11J TRIPLE 3-INPUT POSITIVE-AND GATES
SN54ACT11W TRIPLE 3-INPUT POSITIVE-AND GATES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN54AC564_06 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE EDGE-TRIGGERDE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AC564_08 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AC564FK 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AC564J 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AC564W 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS