參數(shù)資料
型號: SN54ABTH32543HS
廠商: Texas Instruments, Inc.
英文描述: 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
中文描述: 36位注冊巴士3收發(fā)態(tài)輸出
文件頁數(shù): 8/9頁
文件大小: 135K
代理商: SN54ABTH32543HS
SN54ABTH32543, SN74ABTH32543
36-BIT REGISTERED BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCBS230F – JUNE 1992 – REVISED MAY 1997
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
1.5 V
th
tsu
From Output
Under Test
CL = 50 pF
(see Note A)
LOAD CIRCUIT
S1
7 V
Open
GND
500
500
Data Input
Timing Input
1.5 V
3 V
0 V
1.5 V
1.5 V
3 V
0 V
3 V
0 V
1.5 V
tw
Input
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VOLTAGE WAVEFORMS
PULSE DURATION
tPLH
tPHL
tPHL
tPLH
VOH
VOH
VOL
VOL
1.5 V
1.5 V
3 V
0 V
1.5 V
1.5 V
Input
1.5 V
Output
Control
Output
Waveform 1
S1 at 7 V
(see Note B)
Output
Waveform 2
S1 at Open
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
1.5 V
1.5 V
3.5 V
0 V
1.5 V
VOL + 0.3 V
1.5 V
VOH – 0.3 V
0 V
3 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
Output
Output
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
7 V
Open
TEST
S1
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
10 MHz, ZO = 50
, tr
2.5 ns, tf
2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.
1.5 V
Figure 1. Load Circuit and Voltage Waveforms
相關(guān)PDF資料
PDF描述
SN54ABTH32952 32 Bit Registered Bus Transceivers With 3-State Outputs(32位記錄總線收發(fā)器(三態(tài)輸出))
SN74ABTH32952 32 Bit Registered Bus Transceivers With 3-State Outputs(32位記錄總線收發(fā)器(三態(tài)輸出))
SN54AC16374 16-Bit Edge-Triggered D-type Flip-Flops With 3-State Outputs(16上升沿D觸發(fā)器(三態(tài)輸出))
SN54AC373FK OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN54AC373J OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN54ABTH32543PZ 制造商:TI 制造商全稱:Texas Instruments 功能描述:36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABTR2245 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL TRANSCEIVERS AND LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS
SN54ABTR2245FK 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL TRANSCEIVERS AND LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS
SN54ABTR2245J 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL TRANSCEIVERS AND LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS
SN54AC00 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATES