- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98083 > SM320C40TABS60/10 (TEXAS INSTRUMENTS INC) 32-BIT, 60 MHz, OTHER DSP, UUC325 PDF資料下載
參數(shù)資料
| 型號： | SM320C40TABS60/10 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 32-BIT, 60 MHz, OTHER DSP, UUC325 |
| 封裝： | TAB-325 |
| 文件頁數(shù)： | 46/64頁 |
| 文件大?。?/td> | 1155K |
| 代理商： | SM320C40TABS60/10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
SMJ320C40, TMP320C40
DIGITAL SIGNAL PROCESSORS
SGUS017H OCTOBER 1993 REVISED OCTOBER 2001
50
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
communication-port word-transfer cycle timing [P =tc(H)] (see Note 11 and Figure 23)
NO.
’320C40-40
’320C40-50
’320C40-60
UNIT
MIN
MAX
1
tc(WORD)
Cycle time, word transfer (4 bytes = 1 word)
1.5P + 7
2.5P + 17
ns
2
td(CRDYL-CSL)W*
Delay time, CRDYx low to CSTRBx low between back-to-back write cycles
1.5P + 7
2.5P + 28
ns
For these timing values, it is assumed that the SMJ320C40 that is to receive data is ready to receive data.
tc(WORD) max = 2.5P + 28 ns + 4() + 3( + + ), where boxed numbers refer to the max values for corresponding parameters in the
communication-port byte timing table on the next page (for example,
means the value under max for parameter 6 in the table a value of
10 ns). This timing assumes that two ’C40s are connected.
* On products compliant to MIL-PRF-38535, this parameter is not production tested.
NOTE 11: These timings apply only to two communicating ’C4xs. When a non-’C4x device communicates with a ’C40, timings can be longer. No
restriction exists in this case on how slow the transfer could be except when using early silicon (’C40 P6 1.x or 2.x). See the CSTRB
width restriction in Section 8.9.1 of the TMS320C4x User’s Guide (literature number SPRU063).
CREQx
CACKx
CSTRBx
CxD7CxD0
CRDYx
1
2
Undef.
B0
B1
B2
B3
B0 (see Note B)
= when signal is an input (clear = when signal is an output)
NOTES: A. For correct operation during token exchange, the two communicating SMJ320C40s must have CLKIN frequencies within a factor
of 2 of each other (in other words, at most, one of the SMJ320C40s can be twice as fast as the other).
B. Begins byte 0 of the next word
Figure 23. Communication-Port Word-Transfer-Cycle Timing [P = tc(H)]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SMJ320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
| SM320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
| SMJ320C6414DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
| SM320C6414DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
| SM320C6416DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SM320C40TBBM50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor |
| SM320C40TBBM50/10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor |
| SM320C40TBBS60 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor |
| SM320C40TBBS60/10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor |
| SM320C50 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。