- 您現在的位置：買賣IC網 > PDF目錄385847 > SLA24C64-D-3 (SIEMENS A G) 64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus PDF資料下載
參數資料
| 型號： | SLA24C64-D-3 |
| 廠商： | SIEMENS A G |
| 元件分類： | DRAM |
| 英文描述： | 64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| 中文描述： | 8K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
| 封裝： | PLASTIC, DIP-8 |
| 文件頁數： | 8/26頁 |
| 文件大?。?/td> | 358K |
| 代理商： | SLA24C64-D-3 |
SLx 24C64
Semiconductor Group
8
Preliminary 1998-07-27
The conventions for the serial clock line and the bidirectional data line are shown in
figure 4
.
Figure 4
I
2
C-Bus Timing Conventions for START Condition, STOP Condition, Data
Validation and Transfer of Acknowledge ACK
Standby
Mode in which the bus is not busy (no serial transmission, no
programming): both clock (SCL) and data line (SDA) are in high
state. The device enters the standby mode after a STOP condition
or after a programming cycle.
High to low transition of SDA when SCL is high, preceding all
commands.
Low to high transition of SDA when SCL is high, terminating all
communications. A STOP condition after writing data initiates an
EEPROM programming cycle. A STOP condition after reading
data from the EEPROM initiates the standby mode.
A successful reception of eight data bits is indicated by the
receiver by pulling down the SDA line during the following clock
cycle of SCL (ACK). The transmitter on the other hand has to
release the SDA line after the transmission of eight data bits.
The EEPROM as the receiving device responds with an
acknowledge, when addressed. The master, on the other side,
acknowledges each data byte transmitted by the EEPROM and
can at any time end a read operation by releasing the SDA line (no
ACK) followed by a STOP condition.
Data must change only during low SCL state, data remains valid
on the SDA bus during high SCL state. Nine clock pulses are
required to transfer one data byte, the most significant bit (MSB)
is transmitted first.
START Condition
STOP Condition
Acknowledge
Data Transfer
1
2
8
9
1
9
ACK
ACK
START Condition
Data allowed
to Change
STOP Condition
Acknowledge
SCL
SDA
IED02128
相關PDF資料 |
PDF描述 |
|---|---|
| SLA24C64-S-3 | 64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLB0586 | DIMMER IC |
| SLB0586A | DIMMER IC |
| SLB0586G | DIMMER IC |
| SLE 22C05S | 16-bit Security Controller with 8-Kbytes ROM, 128 Bytes RAM and 512-Bytes EEPROM(16位安全控制器(帶8-K字節(jié)ROM,128 字節(jié)RAM和512字節(jié)EEPROM)) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SLA24C64-D-3/P | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C64-S | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C64-S/P | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C64-S-3 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C64-S-3/P | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
發(fā)布緊急采購，3分鐘左右您將得到回復。