參數(shù)資料
型號(hào): SL28610BLIT
廠商: Silicon Laboratories Inc
文件頁數(shù): 12/23頁
文件大小: 0K
描述: IC CLK ATOM POULSBO PCIE 48QFN
標(biāo)準(zhǔn)包裝: 2,500
類型: 時(shí)鐘/頻率發(fā)生器,多路復(fù)用器
PLL:
主要目的: Intel CPU 服務(wù)器
輸入: 時(shí)鐘,晶體
輸出: HCSL,LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:9
差分 - 輸入:輸出: 無/是
頻率 - 最大: 200MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: *
封裝/外殼: *
供應(yīng)商設(shè)備封裝: *
包裝: *
SL28610
........................ DOC #: SP-AP-0078 (Rev. 1.0) Page 2 of 23
Pin Definitions
Pin No.
Name
Type
Description
1
CPU_STP#
I, SE
3.3V input for CPU_STP# (active low) functionality
2
CKPWRGD#/PD
I, SE
3.3V LVTTL input (active low)
3
XOUT
O, SE 3.3V, 14.31818MHz crystal output (When used a clock input, float XOUT)
4
XIN/CLKIN
I, SE
3.3V, 14.31818MHz crystal input, 3.3V Clock Input.
5
VDD3.3V
PWR
3.3V power supply for single-ended clock
6
REF / PCIe_SEL
IO, PD,
SE
3.3V, 14.31818MHz output / 1.5V input active high signal latched on CKPWRGD#
signal to select PCIe from PLL3 (share with LCD PLL; 100K-ohm internal pull-down)
7
VSS
GND
Ground
8
VDD1.5_CORE
PWR
1.5V power supply for core
9
FSC
I, SE
1.05V Frequency Select C
10
TEST_MODE
I, SE
3.3V-tolerant input to selects Ref/N or Tri-state when in test mode.
0 = Tri-state, 1 = Ref/N
11
TEST_SEL
I, SE
3.3V-tolerant input to selects TEST_SEL
0 = Normal, 1 = Test Entry
12
SCLK
I, SE
3.3V SMBus Clock Line
13
SDATA
I/O, SE 3.3V SMBus Data Line
14
VDD1.5_CORE
PWR
1.5V power supply for core
15
VDD1.5_IO
PWR
1.5V power supply for differential outputs
16
DOT96#
O, DIFF Fixed complimentary 96MHz clock output
17
DOT96
O, DIFF Fixed true 96MHz clock output
18
VSS
GND
Ground
19
VSS
GND
Ground
20
LCD_SSC#
O, DIF Complementary 100MHz Differential clock
21
LCD_SSC
O, DIF True 100MHz Differential clock
22
VDD1.5_IO
PWR
1.5V power supply for differential outputs
23
VDD1.5_CORE
PWR
1.5V power supply for core
24
OE_0#
I, SE
Output enable for PCIe0, (10K-ohm internal pull-up)
0 =enable, 1=disable
25
VSS
GND
Ground
26
PCIe0#
O, DIF Complementary 100MHz Differential clock
27
PCIe0
O, DIF True 100MHz Differential clock
28
OE_1#
I, SE
Output enable for PCIe1, (10K-ohm internal pull-up)
0 =enable, 1=disable
29
VDD1.5_CORE
PWR
1.5V Power Supply for core
30
VDD1.5_IO
PWR
1.5V Power Supply for differential output
31
PCIe1#
O, DIF Complementary 100MHz Differential clock
32
PCIe1
O, DIF True 100MHz Differential clock
33
VSS
GND
Ground
34
PCIe2#
O, DIF Complementary 100MHz Differential clock
35
PCIe2
O, DIF True 100MHz Differential clock
36
OE_2#
I, SE
Output enable for PCIe2, (10K-ohm internal pull-up)
0 =enable, 1=disable
37
FSB
I, SE
1.05V Frequency Select B
38
CPU0#
O, DIF Complementary Host Differential clock
39
CPU0
O, DIF True Host Differential clock
相關(guān)PDF資料
PDF描述
SL28647CLCT IC CLOCK CK505 DIFF PAIR 72QFN
SL28748ELIT IC CLOCK CALPELLA CK505 32QFN
SL28770ELI IC CLOCK CALPELLA CK505 32QFN
SL28773ELI IC CLOCK CK505 PCIE INTEL 32QFN
SL28774ELIT IC CLOCK CK505 CALPELLA 32QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SL28610BLITR 制造商:Silicon Laboratories Inc 功能描述:
SL28647BLC 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Montevina RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SL28647BLCT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Montevina RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SL28647CLC 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Montevina RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SL28647CLCT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Montevina RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56