參數(shù)資料
型號: SI5369D-C-GQ
廠商: SILICON LABORATORIES
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 243 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP100
封裝: 14 X 14 MM, ROHS COMPLIANT, MS-026AED-HD, TQFP-100
文件頁數(shù): 67/84頁
文件大小: 870K
代理商: SI5369D-C-GQ
Preliminary Rev. 0.4
7
Output Clocks (CKOUTn)3,5,6
Common Mode
CKOVCM
LVPECL 100
load line-
to-line
VDD
1.42
—VDD –1.25
V
Differential Output
Swing
CKOVD
LVPECL 100
load line-
to-line
1.1
1.9
VPP
Single Ended Output
Swing
CKOVSE
LVPECL 100
load line-
to-line
0.5
0.93
VPP
Differential Output
Voltage
CKOVD
CML 100
load line-to-
line
350
425
500
mVPP
Common Mode Output
Voltage
CKOVCM
CML 100
load line-to-
line
—VDD-0.36
V
Differential Output
Voltage
CKOVD
LVDS
100
load line-to-line
500
700
900
mVPP
Low Swing LVDS
100
load line-to-line
350
425
500
mVPP
Common Mode Output
Voltage
CKOVCM
LVDS 100
load line-to-
line
1.125
1.2
1.275
V
Differential Output
Resistance
CKORD
CML, LVPECL, LVDS
200
Output Voltage Low
CKOVOLLH
CMOS
0.4
V
Output Voltage High
CKOVOHLH
VDD =1.71V
CMOS
0.8 x
VDD
——
V
Table 3. DC Characteristics (Continued)
(VDD = 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Notes:
1.
Current draw is independent of supply voltage
2.
No under- or overshoot is allowed.
3.
LVPECL outputs require nominal VDD ≥ 2.5 V.
4.
This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference
Manual for more details.
5.
LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.
6.
The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in
the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when
they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled.
When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.
相關(guān)PDF資料
PDF描述
SI5369D-C-GQR 243 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP100
SI5374B-A-GL 808 MHz, PROC SPECIFIC CLOCK GENERATOR, PBGA80
SI5375B-A-GL 808 MHz, PROC SPECIFIC CLOCK GENERATOR, PBGA80
SII0680A IDE COMPATIBLE, CD ROM CONTROLLER, PQFP144
SII3114CT176 PCI BUS CONTROLLER, PQFP176
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5369D-C-GQR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Lo Loop BW Clk Multi Jitter Attn 4In/5Out RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si5369-EVB 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 SI5369 DEV KIT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
Si5374B-A-BL 功能描述:時(shí)鐘合成器/抖動清除器 Quad DSPLL Jittr Clk Low loop BW 8In/Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
Si5374B-A-GL 功能描述:時(shí)鐘合成器/抖動清除器 QUAD DSPLL JITT ATT CLK LO LP BW 8IN/OUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
Si5374-EVB 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 QUAD DSPLL 8IN/8OUT CLOCK EVAL KIT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V