- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2016 > SI3216-FT (Silicon Laboratories Inc)IC SLIC/CODEC 1CH 38TSSOP PDF資料下載
參數(shù)資料
| 型號： | SI3216-FT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 56/122頁 |
| 文件大小： | 0K |
| 描述： | IC SLIC/CODEC 1CH 38TSSOP |
| 標準包裝： | 50 |
| 系列： | ProSLIC® |
| 功能： | 用戶線路接口概念（SLIC），CODEC |
| 接口： | GCI，PCM，SPI |
| 電路數(shù)： | 1 |
| 電源電壓： | 3.13 V ~ 5.25 V |
| 電流 - 電源： | 88mA |
| 功率（瓦特）： | 700mW |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 38-TFSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 38-TSSOP |
| 包裝： | 管件 |
| 包括： | 音頻音調(diào)生成，BORSCHT 功能，F(xiàn)SK 生成，振鈴和電池電壓生成 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
Si3216
Rev. 1.0
39
Not
Recommended
fo
r N
ew
D
esi
gn
s
2.3.4. Enhanced FSK Waveform Generation
Enhanced FSK generation capabilities can be enabled
by setting FSKEN = 1 (direct Register 108, bit 6) and
REN = 1 (direct Register 32, bit 6). In this mode, the
user can define mark (1) and space (0) attributes once
during initialization by defining indirect Registers 69–74.
The user need only indicate 0-to-1 and 1-to-0 transitions
in the information stream. By writing to FSKDAT (direct
Register 52), this mode applies a 24 kHz sample rate to
tone generator 1 to give additional resolution to timers
and frequency generation. “AN32: Si321x Frequency
Shift
Keying
(FSK)
Modulation”
gives
detailed
instructions on how to implement FSK in this mode.
Additionally, sample source code is available from
Silicon Laboratories upon request.
2.3.5. Tone Generator Interrupts
Both the active and inactive timers can generate their
own interrupt to signal “on/off” transitions to the
software. The timer interrupts for tone generator 1 can
be individually enabled by setting the O1AE and O1IE
bits (direct Register 21, bits 0 and 1, respectively).
Timer interrupts for tone generator 2 are O2AE and
O2IE (direct Register 21, bits 2 and 3, respectively). A
pending interrupt for each of the timers is determined by
reading the O1AP, O1IP, O2AP, and O2IP bits in the
Interrupt Status 1 register (direct Register 18, bits 0
through 3, respectively).
2.4. Ringing Generation
The ProSLIC provides fully-programmable internal
balanced ringing with or without a dc offset to ring a
wide variety of terminal devices. All parameters
associated with ringing are software-programmable:
ringing frequency, waveform, amplitude, dc offset, and
ringing cadence. Both sinusoidal and trapezoidal ringing
waveforms are supported, and the trapezoidal crest
factor is programmable. Ringing signals of up to 90 V
peak or more can be generated, enabling the ProSLIC
to drive a 5 REN (1380
+ 40 F) ringer load across
loop lengths of 2000 feet (160
) or more.
2.4.1. Ringing Architecture
The ringing generator architecture is nearly identical to
that of the tone generator. The sinusoid ringing
waveform is generated using an internal two-pole
resonance
oscillator
circuit
with
programmable
frequency and amplitude. However, since ringing
frequencies are very low compared to the audio band
signaling
frequencies,
the
ringing
waveform
is
generated at a 1 kHz rate instead of 8 kHz.
The ringing generator has two timers that function the
same as for the tone generator timers. They allow on/off
cadence settings up to 8 seconds on/ 8 seconds off. In
addition to controlling ringing cadence, these timers
control the transition into and out of the Ringing state.
Table 29 summarizes the list of registers used for
ringing generation.
Note: Tone generator 2 should not be enabled concurrently
with the ringing generator due to resource sharing
within the hardware.
When
the
Ringing
state
is
invoked
by
writing
LF[2:0] = 100 (direct Register 64), the ProSLIC goes
into the Ringing state and starts the first ring. At the
expiration of RAT, the ProSLIC turns off the ringing
waveform and goes to the on-hook transmission state.
Upon expiration of RIT, ringing again initiates. This
process continues as long as the two timers are
enabled and the Linefeed Control register is set to the
Ringing state.
相關PDF資料 |
PDF描述 |
|---|---|
| SI3225-G-GQ | IC PROSLIC/CODEC DUAL 64TQFP |
| SI3230-KT | IC SLIC PROG 1-CH 38TSSOP |
| SI5010-B-GM | IC CLOCK/DATA RECOVERY LP 20-QFN |
| SI5013-D-GM | IC CLOCK/DATA RECOVERY 28MLP |
| SI5017-D-GM | IC CLOCK/DATA RECOVERY 28MLP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SI3216-GT | 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:* |
| SI3216-KT | 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:* |
| SI3216-KTR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3216M-B-FM | 功能描述:IC SLIC/CODEC 1CH 38QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:* |
| SI3216M-B-GM | 功能描述:IC SLIC/CODEC 1CH 38QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。