- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385836 > sda 9188 (SIEMENS AG) Picture-in-Picture Processor with On-Chip PLL(片內(nèi)鎖有相環(huán)的畫中畫處理器) PDF資料下載
參數(shù)資料
| 型號： | sda 9188 |
| 廠商： | SIEMENS AG |
| 英文描述： | Picture-in-Picture Processor with On-Chip PLL(片內(nèi)鎖有相環(huán)的畫中畫處理器) |
| 中文描述： | 子母畫面處理器的片上鎖相環(huán)（片內(nèi)鎖有相環(huán)的畫中畫處理器） |
| 文件頁數(shù)： | 7/31頁 |
| 文件大小： | 450K |
| 代理商： | SDA 9188 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
Semiconductor Group
7
SDA 9188-3X
During the decimation process the following parts of the original picture are processed:
1.
DECHOR/DECVER = 0(1/9-Picture)
during 625 line mode:
during 525 line mode:
SIZE = 1(1/16-Picture):
during 625 line mode:
during 525 line mode:
Line 36 … 302; Pixel 13 … 636
Line 26 … 256; Pixel 13 … 636
2.
Line 36 … 303; Pixel 17 … 640
Line 26 … 257; Pixel 17 … 640
Temporary Storage of Inset Picture
The PIP memory has a capacity of 169.812 bits. The memory organisation is 89
×
212
×
9 bits.
Data are written in with the inset and read out with the parent clock frequency.
For standard video signals with 50 or 60 Hz a full frame display is possible. To assure a correct
display of the two fields, the control of the memory is done dependendly of the field and the phase
relation of the Inset and Parent channel. Frame mode display is only possible for standard 50 Hz/
60 Hz video signals. Certain VCR-functions (e.g. fast forward-mode), non interlaced signals and
50 Hz/60 Hz mixed-mode would cause inacceptable picture distortions. Under these conditions the
SDA 9188-3X switches automatically into field mode display.
Also freezed pictures can only be displayed in the field-mode.
Output of Data in Parent Window
The four corners of the parent picture are foreseen as positions for inserting the inset picture. To
enable compatibility to different system configurations, readout from memory can be shifted
horizontally in 63 steps by max. 252 LL3P cycles and vertically in 15 steps by max. 30 lines in the
parent field setting the control bits RDH and RDV in control register 2 and 3.
The coordinates BRP, BRL of the normal location of all four insertion positions are given in
table 3
for RDH = RDV = 8.
The SELECT signal goes high during the display of the inset picture. Outside of the inset picture
SELECT signal is low and the analog outputs OUT1-OUT3 provide the black level. The external
wiring can produce a delay between the SELECT signal and the analog outputs. This delay can be
compensated by bits SD0-SD2 in register 2 via the
I
2
C bus.
A frame with one of eight colors can be inserted using control bits FRON, COL0-2. The width of the
frame is fixed by FRWV at three or two lines and by FRWH at six or four pixels. The brightness can
be adjusted in 16 stages.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| sda 9205 | Triple 8-Bit Analog-to-Digital-Converter(三倍8位A/D轉(zhuǎn)換器) |
| sda 9206 | ADC with Built in Antialiasing Filter and Clock Generation Unit(帶有片內(nèi)去混疊和時鐘發(fā)生器的A/D轉(zhuǎn)換器) |
| sda 9254-2 | 2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter(應(yīng)用于TV的2.6 M位動態(tài)存儲器) |
| sda 9290-6 | Picture Processor(圖象處理器) |
| sda 9389x | Single-Chip Picture in Picture IC(單芯片畫中畫IC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9188-3X | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Picture-in-Picture Processor with On-Chip PLL |
| SDA9189 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:畫中畫子畫面處理集成電路 |
| SDA9189X | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Quarter PIP Processor |
| SDA9189X-A132 | 制造商:Siemens 功能描述:Part Number Only |
| SDA9205-2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Triple 8-Bit Analog-to-Digital-Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。