- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374690 > SAK-C161JI-32RF (INFINEON TECHNOLOGIES AG) 16-Bit Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號： | SAK-C161JI-32RF |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 16-Bit Single-Chip Microcontroller |
| 中文描述： | 16位單片機(jī) |
| 文件頁數(shù)： | 36/89頁 |
| 文件大小： | 876K |
| 代理商： | SAK-C161JI-32RF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
C161CS/JC/JI-32R
C161CS/JC/JI-L
Data Sheet
32
V3.0, 2001-01
Serial Data Link Module (SDLM)
The Serial Data Link Module (SDLM) provides serial communication via a J1850 type
multiplexed serial bus via an external J1850 bus transceiver. The module conforms to
the SAE Class B J1850 specification for variable pulse width modulation (VPW). The
SDLM is integrated as an on-chip peripheral and is connected to the CPU via the XBUS.
General SDLM Features:
Compliant to the SAE Class B J1850 specification (VPW)
Class 2 protocol fully supported
Variable Pulse Width (VPW) operation at 10.4 kBaud
High Speed 4X operation at 41.6 kBaud
Programmable Normalization Bit
Programmable Delay for transceiver interface
Digital Noise Filter
Power Down mode with automatic wakeup support upon bus activity
Single Byte Header and Consolidated Header supported
CRC generation and checking
Receive and transmit Block Mode
Data Link Operation Features:
11 Byte Transmit Buffer
Double buffered 11 Byte receive buffer (optional overwrite enable)
Support for In Frame Response (IFR) types 1, 2 and 3
Transmit and Receiver Message Buffers configurable for either FIFO or Byte mode
Advanced Interrupt Handling with 8 separately enabled sources:
Error, format or bus shorted
CRC error
Lost Arbitration
Break received
In-Frame-Response request
Header received
Complete message received
Transmit successful
Automatic IFR transmission (Types 1 and 2) for 3-Byte consolidated headers
User configurable clock divider
Bus status flags (IDLE, EOF, EOD, SOF, Tx and Rx in progress)
Note: When the SDLM is used with the interface lines assigned to Port 4, the interface
lines override the segment address lines and the segment address output on
Port 4 is therefore limited to 6/4 bits i.e. address lines A21/A19 … A16. CS lines
can be used to increase the total amount of addressable external memory.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAK-C161JI-LF | 16-Bit Single-Chip Microcontroller |
| SAB-C161S-LM3V | 16-Bit Single-Chip Microcontroller |
| SAB-C161S-L25M | 16-Bit Single-Chip Microcontroller |
| SAF-C161S-L25M | 16-Bit Single-Chip Microcontroller |
| SAF-C161S | 16-Bit Single-Chip Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAK-C161JI-LF | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller |
| SAK-C164CI-825MDB | 制造商:Infineon Technologies AG 功能描述: |
| SAK-C164CI-8E25M | 制造商:Infineon Technologies AG 功能描述:IC 16BIT MCU 64K OTP MQFP80 164 制造商:Infineon Technologies AG 功能描述:IC, 16BIT MCU, 64K OTP, MQFP80, 164 |
| SAKC164CI8E25M DB | 制造商:Infineon Technologies AG 功能描述: |
| SAK-C164CI-8E25M DB | 功能描述:16位微控制器 - MCU 16-Bit Sngl-Chip 5V 25MHz OTP RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。