- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374693 > SAB80C517A (INFINEON TECHNOLOGIES AG) 8-Bit CMOS Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | SAB80C517A |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-Bit CMOS Single-Chip Microcontroller |
| 中文描述： | 8位CMOS單芯片微控制器 |
| 文件頁(yè)數(shù)： | 58/77頁(yè) |
| 文件大?。?/td> | 1358K |
| 代理商： | SAB80C517A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)
SAB 80C517A/83C517A-5
Semiconductor Group
57
1994-05-01
Watchdog Units
The SAB 80C517A offers two enhanced fail safe mechanisms, which allow an automatic
recovery from hardware failure or software upset:
– programmable watchdog timer (WDT), variable from 512
μ
s up to appr. 1.1 s time-out
period @12 MHz. Upward compatible to SAB 80515 watchdog.
– oscillator watchdog (OWD), monitors the on-chip oscillator and forces the micro-
controller into reset state, in case the on-chip oscillator fails, controls the restart from
the Hardware Power Down Mode and provides clock for a fast internal reset after power-on.
Programmable Watchdog Timer
The WDT can be activated by hardware or software.
Hardware initialization is done when pin PE/SWD (Pin 4) is held high during RESET. The
SAB 80C517A then starts program execution with the WDT running. Since Pin PE/SWD is
only sampled during Reset (and hardware power down at parts with stepping code AD and
later) dynamical switching of the WDT is not possible.
Software initialization is done by setting bit SWDT.
A refresh of the watchdog timer is done by setting bits WDT and SWDT consecutively.
A block diagram of the watchdog timer is shown in figure 11.
When a watchdog timer resest occurs, the watchdog timer keeps on running, but a status flag
WDTS is set. This flag can also be cleared by software.
Figure 11
Block Diagram of the Programmable Watchdog Timer
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAB83C517A-5 | 8-Bit CMOS Single-Chip Microcontroller |
| SAB83C517A-5N18-T3 | |
| SAB83C517A-5N18-T4 | |
| SAB-80C517A-N18 | 8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517A-N18 | 8-Bit CMOS Single-Chip Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAB80C517A_1 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517A-M18 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB-80C517A-N18 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517A-N18 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C517AN18T3 | 制造商:Infineon Technologies AG 功能描述:MCU 8-Bit C500 8051 CISC ROMLess 5V 84-Pin PLCC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。